mediatek: backport a hell of thermal commits
[openwrt/staging/dangole.git] / target / linux / mediatek / patches-6.1 / 830-v6.4-42-thermal-drivers-mediatek-lvts_thermal-Add-mt7988-sup.patch
diff --git a/target/linux/mediatek/patches-6.1/830-v6.4-42-thermal-drivers-mediatek-lvts_thermal-Add-mt7988-sup.patch b/target/linux/mediatek/patches-6.1/830-v6.4-42-thermal-drivers-mediatek-lvts_thermal-Add-mt7988-sup.patch
new file mode 100644 (file)
index 0000000..97c803a
--- /dev/null
@@ -0,0 +1,91 @@
+From 9924e9b91b43aaa1610a1d59c4caa43785948cf6 Mon Sep 17 00:00:00 2001
+From: Frank Wunderlich <frank-w@public-files.de>
+Date: Fri, 22 Sep 2023 07:50:20 +0200
+Subject: [PATCH 37/42] thermal/drivers/mediatek/lvts_thermal: Add mt7988
+ support
+
+Add Support for Mediatek Filogic 880/MT7988 LVTS.
+
+Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
+Tested-by: Daniel Golle <daniel@makrotopia.org>
+Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
+Link: https://lore.kernel.org/r/20230922055020.6436-5-linux@fw-web.de
+---
+ drivers/thermal/mediatek/lvts_thermal.c | 38 +++++++++++++++++++++++++
+ 1 file changed, 38 insertions(+)
+
+--- a/drivers/thermal/mediatek/lvts_thermal.c
++++ b/drivers/thermal/mediatek/lvts_thermal.c
+@@ -82,6 +82,8 @@
+ #define LVTS_GOLDEN_TEMP_DEFAULT      50
+ #define LVTS_COEFF_A_MT8195                   -250460
+ #define LVTS_COEFF_B_MT8195                   250460
++#define LVTS_COEFF_A_MT7988                   -204650
++#define LVTS_COEFF_B_MT7988                   204650
+ #define LVTS_MSR_IMMEDIATE_MODE               0
+ #define LVTS_MSR_FILTERED_MODE                1
+@@ -89,6 +91,7 @@
+ #define LVTS_MSR_READ_TIMEOUT_US      400
+ #define LVTS_MSR_READ_WAIT_US         (LVTS_MSR_READ_TIMEOUT_US / 2)
++#define LVTS_HW_SHUTDOWN_MT7988               105000
+ #define LVTS_HW_SHUTDOWN_MT8195               105000
+ #define LVTS_MINIMUM_THRESHOLD                20000
+@@ -1267,6 +1270,33 @@ static void lvts_remove(struct platform_
+       lvts_debugfs_exit(lvts_td);
+ }
++static const struct lvts_ctrl_data mt7988_lvts_ap_data_ctrl[] = {
++      {
++              .cal_offset = { 0x00, 0x04, 0x08, 0x0c },
++              .lvts_sensor = {
++                      { .dt_id = MT7988_CPU_0 },
++                      { .dt_id = MT7988_CPU_1 },
++                      { .dt_id = MT7988_ETH2P5G_0 },
++                      { .dt_id = MT7988_ETH2P5G_1 }
++              },
++              .num_lvts_sensor = 4,
++              .offset = 0x0,
++              .hw_tshut_temp = LVTS_HW_SHUTDOWN_MT7988,
++      },
++      {
++              .cal_offset = { 0x14, 0x18, 0x1c, 0x20 },
++              .lvts_sensor = {
++                      { .dt_id = MT7988_TOPS_0},
++                      { .dt_id = MT7988_TOPS_1},
++                      { .dt_id = MT7988_ETHWARP_0},
++                      { .dt_id = MT7988_ETHWARP_1}
++              },
++              .num_lvts_sensor = 4,
++              .offset = 0x100,
++              .hw_tshut_temp = LVTS_HW_SHUTDOWN_MT7988,
++      }
++};
++
+ static const struct lvts_ctrl_data mt8195_lvts_mcu_data_ctrl[] = {
+       {
+               .cal_offset = { 0x04, 0x07 },
+@@ -1346,6 +1376,13 @@ static const struct lvts_ctrl_data mt819
+       }
+ };
++static const struct lvts_data mt7988_lvts_ap_data = {
++      .lvts_ctrl      = mt7988_lvts_ap_data_ctrl,
++      .num_lvts_ctrl  = ARRAY_SIZE(mt7988_lvts_ap_data_ctrl),
++      .temp_factor    = LVTS_COEFF_A_MT7988,
++      .temp_offset    = LVTS_COEFF_B_MT7988,
++};
++
+ static const struct lvts_data mt8195_lvts_mcu_data = {
+       .lvts_ctrl      = mt8195_lvts_mcu_data_ctrl,
+       .num_lvts_ctrl  = ARRAY_SIZE(mt8195_lvts_mcu_data_ctrl),
+@@ -1361,6 +1398,7 @@ static const struct lvts_data mt8195_lvt
+ };
+ static const struct of_device_id lvts_of_match[] = {
++      { .compatible = "mediatek,mt7988-lvts-ap", .data = &mt7988_lvts_ap_data },
+       { .compatible = "mediatek,mt8195-lvts-mcu", .data = &mt8195_lvts_mcu_data },
+       { .compatible = "mediatek,mt8195-lvts-ap", .data = &mt8195_lvts_ap_data },
+       {},