X-Git-Url: http://git.openwrt.org/?p=openwrt%2Fstaging%2Fdedeckeh.git;a=blobdiff_plain;f=target%2Flinux%2Fbrcm2708%2Fpatches-4.4%2F0065-ASoC-wm8804-Implement-MCLK-configuration-options-add.patch;fp=target%2Flinux%2Fbrcm2708%2Fpatches-4.4%2F0065-ASoC-wm8804-Implement-MCLK-configuration-options-add.patch;h=0000000000000000000000000000000000000000;hp=ebbc6c0379e9582298cd7093bd85d0e1b584ef29;hb=d9d090e52082635a24aeaefdc6bfe61ab97f38bb;hpb=ada91d8a245690b3bc8d2a62b391d2725aea5c8e diff --git a/target/linux/brcm2708/patches-4.4/0065-ASoC-wm8804-Implement-MCLK-configuration-options-add.patch b/target/linux/brcm2708/patches-4.4/0065-ASoC-wm8804-Implement-MCLK-configuration-options-add.patch deleted file mode 100644 index ebbc6c0379..0000000000 --- a/target/linux/brcm2708/patches-4.4/0065-ASoC-wm8804-Implement-MCLK-configuration-options-add.patch +++ /dev/null @@ -1,40 +0,0 @@ -From bc573ada196b56eea95c1cca6520b916ec06660a Mon Sep 17 00:00:00 2001 -From: Daniel Matuschek -Date: Wed, 15 Jan 2014 21:41:23 +0100 -Subject: [PATCH] ASoC: wm8804: Implement MCLK configuration options, add 32bit - support WM8804 can run with PLL frequencies of 256xfs and 128xfs for most - sample rates. At 192kHz only 128xfs is supported. The existing driver selects - 128xfs automatically for some lower samples rates. By using an additional - mclk_div divider, it is now possible to control the behaviour. This allows - using 256xfs PLL frequency on all sample rates up to 96kHz. It should allow - lower jitter and better signal quality. The behavior has to be controlled by - the sound card driver, because some sample frequency share the same setting. - e.g. 192kHz and 96kHz use 24.576MHz master clock. The only difference is the - MCLK divider. - -This also added support for 32bit data. - -Signed-off-by: Daniel Matuschek ---- - sound/soc/codecs/wm8804.c | 3 ++- - 1 file changed, 2 insertions(+), 1 deletion(-) - ---- a/sound/soc/codecs/wm8804.c -+++ b/sound/soc/codecs/wm8804.c -@@ -304,6 +304,7 @@ static int wm8804_hw_params(struct snd_p - blen = 0x1; - break; - case 24: -+ case 32: - blen = 0x2; - break; - default: -@@ -515,7 +516,7 @@ static const struct snd_soc_dai_ops wm88 - }; - - #define WM8804_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \ -- SNDRV_PCM_FMTBIT_S24_LE) -+ SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE) - - #define WM8804_RATES (SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | \ - SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_64000 | \