2 * Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
31 #include <platform_def.h>
33 OUTPUT_FORMAT(PLATFORM_LINKER_FORMAT)
34 OUTPUT_ARCH(PLATFORM_LINKER_ARCH)
35 ENTRY(bl2u_entrypoint)
38 RAM (rwx): ORIGIN = BL2U_BASE, LENGTH = BL2U_LIMIT - BL2U_BASE
45 ASSERT(. == ALIGN(4096),
46 "BL2U_BASE address is not aligned on a page boundary.")
48 #if SEPARATE_CODE_AND_RODATA
51 *bl2u_entrypoint.o(.text*)
67 *bl2u_entrypoint.o(.text*)
72 __RO_END_UNALIGNED__ = .;
74 * Memory page(s) mapped to this section will be marked as
75 * read-only, executable. No RW data from the next section must
76 * creep in. Ensure the rest of the current memory page is unused.
84 * Define a linker symbol to mark start of the RW memory area for this
90 * .data must be placed at a lower address than the stacks if the stack
91 * protector is enabled. Alternatively, the .data.stack_protector_canary
92 * section can be placed independently of the main .data section.
101 __STACKS_START__ = .;
102 *(tzfw_normal_stacks)
107 * The .bss section gets initialised to 0 at runtime.
108 * Its base address should be 16-byte aligned for better performance of the
109 * zero-initialization code.
113 *(SORT_BY_ALIGNMENT(.bss*))
119 * The xlat_table section is for full, aligned page tables (4K).
120 * Removing them from .bss avoids forcing 4K alignment on
121 * the .bss section and eliminates the unecessary zero init
123 xlat_table (NOLOAD) : {
129 * The base address of the coherent memory section must be page-aligned (4K)
130 * to guarantee that the coherent data are stored on their own pages and
131 * are not mixed with normal data. This is required to set up the correct
132 * memory attributes for the coherent data page tables.
134 coherent_ram (NOLOAD) : ALIGN(4096) {
135 __COHERENT_RAM_START__ = .;
137 __COHERENT_RAM_END_UNALIGNED__ = .;
139 * Memory page(s) mapped to this section will be marked
140 * as device memory. No other unexpected data must creep in.
141 * Ensure the rest of the current memory page is unused.
144 __COHERENT_RAM_END__ = .;
149 * Define a linker symbol to mark end of the RW memory area for this
155 __BSS_SIZE__ = SIZEOF(.bss);
157 ASSERT(. <= BL2U_LIMIT, "BL2U image has exceeded its limit.")