2 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
33 /memreserve/ 0x80000000 0x00010000;
39 model = "FVP Foundation";
40 compatible = "arm,fvp-base", "arm,vexpress";
41 interrupt-parent = <&gic>;
48 serial0 = &v2m_serial0;
49 serial1 = &v2m_serial1;
50 serial2 = &v2m_serial2;
51 serial3 = &v2m_serial3;
55 compatible = "arm,psci";
57 cpu_suspend = <0xc4000001>;
58 cpu_off = <0x84000002>;
59 cpu_on = <0xc4000003>;
68 compatible = "arm,armv8";
70 enable-method = "psci";
74 compatible = "arm,armv8";
76 enable-method = "psci";
80 compatible = "arm,armv8";
82 enable-method = "psci";
86 compatible = "arm,armv8";
88 enable-method = "psci";
93 device_type = "memory";
94 reg = <0x00000000 0x80000000 0 0x7F000000>,
95 <0x00000008 0x80000000 0 0x80000000>;
98 gic: interrupt-controller@2f000000 {
99 compatible = "arm,gic-v3";
100 #interrupt-cells = <3>;
101 #address-cells = <2>;
104 interrupt-controller;
105 reg = <0x0 0x2f000000 0 0x10000>, // GICD
106 <0x0 0x2f100000 0 0x200000>, // GICR
107 <0x0 0x2c000000 0 0x2000>, // GICC
108 <0x0 0x2c010000 0 0x2000>, // GICH
109 <0x0 0x2c02f000 0 0x2000>; // GICV
110 interrupts = <1 9 4>;
113 compatible = "arm,gic-v3-its";
115 reg = <0x0 0x2f020000 0x0 0x20000>; // GITS
120 compatible = "arm,armv8-timer";
121 interrupts = <1 13 0xff01>,
125 clock-frequency = <100000000>;
129 compatible = "arm,armv7-timer-mem";
130 reg = <0x0 0x2a810000 0x0 0x10000>;
131 clock-frequency = <100000000>;
132 #address-cells = <2>;
137 interrupts = <0 26 4>;
138 reg = <0x0 0x2a830000 0x0 0x10000>;
143 compatible = "arm,armv8-pmuv3";
144 interrupts = <0 60 4>,
151 compatible = "simple-bus";
153 #address-cells = <2>;
155 ranges = <0 0 0 0x08000000 0x04000000>,
156 <1 0 0 0x14000000 0x04000000>,
157 <2 0 0 0x18000000 0x04000000>,
158 <3 0 0 0x1c000000 0x04000000>,
159 <4 0 0 0x0c000000 0x04000000>,
160 <5 0 0 0x10000000 0x04000000>;
162 #interrupt-cells = <1>;
163 interrupt-map-mask = <0 0 63>;
164 interrupt-map = <0 0 0 &gic 0 0 0 0 4>,
165 <0 0 1 &gic 0 0 0 1 4>,
166 <0 0 2 &gic 0 0 0 2 4>,
167 <0 0 3 &gic 0 0 0 3 4>,
168 <0 0 4 &gic 0 0 0 4 4>,
169 <0 0 5 &gic 0 0 0 5 4>,
170 <0 0 6 &gic 0 0 0 6 4>,
171 <0 0 7 &gic 0 0 0 7 4>,
172 <0 0 8 &gic 0 0 0 8 4>,
173 <0 0 9 &gic 0 0 0 9 4>,
174 <0 0 10 &gic 0 0 0 10 4>,
175 <0 0 11 &gic 0 0 0 11 4>,
176 <0 0 12 &gic 0 0 0 12 4>,
177 <0 0 13 &gic 0 0 0 13 4>,
178 <0 0 14 &gic 0 0 0 14 4>,
179 <0 0 15 &gic 0 0 0 15 4>,
180 <0 0 16 &gic 0 0 0 16 4>,
181 <0 0 17 &gic 0 0 0 17 4>,
182 <0 0 18 &gic 0 0 0 18 4>,
183 <0 0 19 &gic 0 0 0 19 4>,
184 <0 0 20 &gic 0 0 0 20 4>,
185 <0 0 21 &gic 0 0 0 21 4>,
186 <0 0 22 &gic 0 0 0 22 4>,
187 <0 0 23 &gic 0 0 0 23 4>,
188 <0 0 24 &gic 0 0 0 24 4>,
189 <0 0 25 &gic 0 0 0 25 4>,
190 <0 0 26 &gic 0 0 0 26 4>,
191 <0 0 27 &gic 0 0 0 27 4>,
192 <0 0 28 &gic 0 0 0 28 4>,
193 <0 0 29 &gic 0 0 0 29 4>,
194 <0 0 30 &gic 0 0 0 30 4>,
195 <0 0 31 &gic 0 0 0 31 4>,
196 <0 0 32 &gic 0 0 0 32 4>,
197 <0 0 33 &gic 0 0 0 33 4>,
198 <0 0 34 &gic 0 0 0 34 4>,
199 <0 0 35 &gic 0 0 0 35 4>,
200 <0 0 36 &gic 0 0 0 36 4>,
201 <0 0 37 &gic 0 0 0 37 4>,
202 <0 0 38 &gic 0 0 0 38 4>,
203 <0 0 39 &gic 0 0 0 39 4>,
204 <0 0 40 &gic 0 0 0 40 4>,
205 <0 0 41 &gic 0 0 0 41 4>,
206 <0 0 42 &gic 0 0 0 42 4>;
208 /include/ "fvp-foundation-motherboard.dtsi"