projects / openwrt / openwrt.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3db72b7) | patch
airoha: an7581: correctly attach the USB2 PHY for 3rd PCIe line
authorChristian Marangi <ansuelsmth@gmail.com>
Tue, 28 Oct 2025 12:17:38 +0000 (13:17 +0100)
committerChristian Marangi <ansuelsmth@gmail.com>
Tue, 28 Oct 2025 12:17:38 +0000 (13:17 +0100)
commit3ba92e0e3268c07859859968368602d2dc758148
tree9bb3498bd6afaaf5ac4d9c375831285ea88080d9tree | snapshot
parent3db72b71d1929e27068bf927e8e09200e190464dcommit | diff
airoha: an7581: correctly attach the USB2 PHY for 3rd PCIe line

The 3rd PCIe line use the USB2 serdes for PCIe operation. Correctly set
it to the DT node so that the mode can be correctly set in the PHY
driver.

Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
target/linux/airoha/dts/an7581.dtsi diff | blob | history
OpenWrt Source Repository