ar71xx: use correct PLL configuration register bitmask for QCA956x SoC.
authorFelix Fietkau <nbd@openwrt.org>
Mon, 2 Nov 2015 18:20:51 +0000 (18:20 +0000)
committerFelix Fietkau <nbd@openwrt.org>
Mon, 2 Nov 2015 18:20:51 +0000 (18:20 +0000)
Incorrect value causes clock inaccuracy as huge as 1/60.

Signed-off-by: Dmitry Ivanov <dima@ubnt.com>
Signed-off-by: Felix Fietkau <nbd@openwrt.org>
SVN-Revision: 47363


No differences found