projects / openwrt / openwrt.git / blob
? search:


d26acf23d537d7ff53b5f7dcb468258339c9b65c
[openwrt/openwrt.git] / target / linux / ramips / files / drivers / net / ethernet / ralink / ralink_soc_eth.h
1 /*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License as published by
4 * the Free Software Foundation; version 2 of the License
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
14 *
15 * based on Ralink SDK3.3
16 * Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
17 */
18
19 #ifndef FE_ETH_H
20 #define FE_ETH_H
21
22 #include <linux/mii.h>
23 #include <linux/interrupt.h>
24 #include <linux/netdevice.h>
25 #include <linux/dma-mapping.h>
26 #include <linux/phy.h>
27 #include <linux/ethtool.h>
28
29 enum fe_reg {
30 FE_REG_PDMA_GLO_CFG = 0,
31 FE_REG_PDMA_RST_CFG,
32 FE_REG_DLY_INT_CFG,
33 FE_REG_TX_BASE_PTR0,
34 FE_REG_TX_MAX_CNT0,
35 FE_REG_TX_CTX_IDX0,
36 FE_REG_RX_BASE_PTR0,
37 FE_REG_RX_MAX_CNT0,
38 FE_REG_RX_CALC_IDX0,
39 FE_REG_FE_INT_ENABLE,
40 FE_REG_FE_INT_STATUS,
41 FE_REG_FE_DMA_VID_BASE,
42 FE_REG_FE_COUNTER_BASE,
43 FE_REG_FE_RST_GL,
44 FE_REG_COUNT
45 };
46
47 #define FE_DRV_VERSION "0.1.0"
48
49 /* power of 2 to let NEXT_TX_DESP_IDX work */
50 #define NUM_DMA_DESC (1 << 7)
51 #define MAX_DMA_DESC 0xfff
52
53 #define FE_DELAY_EN_INT 0x80
54 #define FE_DELAY_MAX_INT 0x04
55 #define FE_DELAY_MAX_TOUT 0x04
56 #define FE_DELAY_TIME 20
57 #define FE_DELAY_CHAN (((FE_DELAY_EN_INT | FE_DELAY_MAX_INT) << 8) | FE_DELAY_MAX_TOUT)
58 #define FE_DELAY_INIT ((FE_DELAY_CHAN << 16) | FE_DELAY_CHAN)
59 #define FE_PSE_FQFC_CFG_INIT 0x80504000
60 #define FE_PSE_FQFC_CFG_256Q 0xff908000
61
62 /* interrupt bits */
63 #define FE_CNT_PPE_AF BIT(31)
64 #define FE_CNT_GDM_AF BIT(29)
65 #define FE_PSE_P2_FC BIT(26)
66 #define FE_PSE_BUF_DROP BIT(24)
67 #define FE_GDM_OTHER_DROP BIT(23)
68 #define FE_PSE_P1_FC BIT(22)
69 #define FE_PSE_P0_FC BIT(21)
70 #define FE_PSE_FQ_EMPTY BIT(20)
71 #define FE_GE1_STA_CHG BIT(18)
72 #define FE_TX_COHERENT BIT(17)
73 #define FE_RX_COHERENT BIT(16)
74 #define FE_TX_DONE_INT3 BIT(11)
75 #define FE_TX_DONE_INT2 BIT(10)
76 #define FE_TX_DONE_INT1 BIT(9)
77 #define FE_TX_DONE_INT0 BIT(8)
78 #define FE_RX_DONE_INT0 BIT(2)
79 #define FE_TX_DLY_INT BIT(1)
80 #define FE_RX_DLY_INT BIT(0)
81
82 #define FE_RX_DONE_INT FE_RX_DONE_INT0
83 #define FE_TX_DONE_INT (FE_TX_DONE_INT0 | FE_TX_DONE_INT1 | \
84 FE_TX_DONE_INT2 | FE_TX_DONE_INT3)
85
86 #define RT5350_RX_DLY_INT BIT(30)
87 #define RT5350_TX_DLY_INT BIT(28)
88 #define RT5350_RX_DONE_INT1 BIT(17)
89 #define RT5350_RX_DONE_INT0 BIT(16)
90 #define RT5350_TX_DONE_INT3 BIT(3)
91 #define RT5350_TX_DONE_INT2 BIT(2)
92 #define RT5350_TX_DONE_INT1 BIT(1)
93 #define RT5350_TX_DONE_INT0 BIT(0)
94
95 #define RT5350_RX_DONE_INT (RT5350_RX_DONE_INT0 | RT5350_RX_DONE_INT1)
96 #define RT5350_TX_DONE_INT (RT5350_TX_DONE_INT0 | RT5350_TX_DONE_INT1 | \
97 RT5350_TX_DONE_INT2 | RT5350_TX_DONE_INT3)
98
99 /* registers */
100 #define FE_FE_OFFSET 0x0000
101 #define FE_GDMA_OFFSET 0x0020
102 #define FE_PSE_OFFSET 0x0040
103 #define FE_GDMA2_OFFSET 0x0060
104 #define FE_CDMA_OFFSET 0x0080
105 #define FE_DMA_VID0 0x00a8
106 #define FE_PDMA_OFFSET 0x0100
107 #define FE_PPE_OFFSET 0x0200
108 #define FE_CMTABLE_OFFSET 0x0400
109 #define FE_POLICYTABLE_OFFSET 0x1000
110
111 #define RT5350_PDMA_OFFSET 0x0800
112 #define RT5350_SDM_OFFSET 0x0c00
113
114 #define FE_MDIO_ACCESS (FE_FE_OFFSET + 0x00)
115 #define FE_MDIO_CFG (FE_FE_OFFSET + 0x04)
116 #define FE_FE_GLO_CFG (FE_FE_OFFSET + 0x08)
117 #define FE_FE_RST_GL (FE_FE_OFFSET + 0x0C)
118 #define FE_FE_INT_STATUS (FE_FE_OFFSET + 0x10)
119 #define FE_FE_INT_ENABLE (FE_FE_OFFSET + 0x14)
120 #define FE_MDIO_CFG2 (FE_FE_OFFSET + 0x18)
121 #define FE_FOC_TS_T (FE_FE_OFFSET + 0x1C)
122
123 #define FE_GDMA1_FWD_CFG (FE_GDMA_OFFSET + 0x00)
124 #define FE_GDMA1_SCH_CFG (FE_GDMA_OFFSET + 0x04)
125 #define FE_GDMA1_SHPR_CFG (FE_GDMA_OFFSET + 0x08)
126 #define FE_GDMA1_MAC_ADRL (FE_GDMA_OFFSET + 0x0C)
127 #define FE_GDMA1_MAC_ADRH (FE_GDMA_OFFSET + 0x10)
128
129 #define FE_GDMA2_FWD_CFG (FE_GDMA2_OFFSET + 0x00)
130 #define FE_GDMA2_SCH_CFG (FE_GDMA2_OFFSET + 0x04)
131 #define FE_GDMA2_SHPR_CFG (FE_GDMA2_OFFSET + 0x08)
132 #define FE_GDMA2_MAC_ADRL (FE_GDMA2_OFFSET + 0x0C)
133 #define FE_GDMA2_MAC_ADRH (FE_GDMA2_OFFSET + 0x10)
134
135 #define FE_PSE_FQ_CFG (FE_PSE_OFFSET + 0x00)
136 #define FE_CDMA_FC_CFG (FE_PSE_OFFSET + 0x04)
137 #define FE_GDMA1_FC_CFG (FE_PSE_OFFSET + 0x08)
138 #define FE_GDMA2_FC_CFG (FE_PSE_OFFSET + 0x0C)
139
140 #define FE_CDMA_CSG_CFG (FE_CDMA_OFFSET + 0x00)
141 #define FE_CDMA_SCH_CFG (FE_CDMA_OFFSET + 0x04)
142
143 #ifdef CONFIG_SOC_MT7621
144 #define MT7620A_GDMA_OFFSET 0x0500
145 #else
146 #define MT7620A_GDMA_OFFSET 0x0600
147 #endif
148 #define MT7620A_GDMA1_FWD_CFG (MT7620A_GDMA_OFFSET + 0x00)
149 #define MT7620A_FE_GDMA1_SCH_CFG (MT7620A_GDMA_OFFSET + 0x04)
150 #define MT7620A_FE_GDMA1_SHPR_CFG (MT7620A_GDMA_OFFSET + 0x08)
151 #define MT7620A_FE_GDMA1_MAC_ADRL (MT7620A_GDMA_OFFSET + 0x0C)
152 #define MT7620A_FE_GDMA1_MAC_ADRH (MT7620A_GDMA_OFFSET + 0x10)
153
154 #define RT5350_TX_BASE_PTR0 (RT5350_PDMA_OFFSET + 0x00)
155 #define RT5350_TX_MAX_CNT0 (RT5350_PDMA_OFFSET + 0x04)
156 #define RT5350_TX_CTX_IDX0 (RT5350_PDMA_OFFSET + 0x08)
157 #define RT5350_TX_DTX_IDX0 (RT5350_PDMA_OFFSET + 0x0C)
158 #define RT5350_TX_BASE_PTR1 (RT5350_PDMA_OFFSET + 0x10)
159 #define RT5350_TX_MAX_CNT1 (RT5350_PDMA_OFFSET + 0x14)
160 #define RT5350_TX_CTX_IDX1 (RT5350_PDMA_OFFSET + 0x18)
161 #define RT5350_TX_DTX_IDX1 (RT5350_PDMA_OFFSET + 0x1C)
162 #define RT5350_TX_BASE_PTR2 (RT5350_PDMA_OFFSET + 0x20)
163 #define RT5350_TX_MAX_CNT2 (RT5350_PDMA_OFFSET + 0x24)
164 #define RT5350_TX_CTX_IDX2 (RT5350_PDMA_OFFSET + 0x28)
165 #define RT5350_TX_DTX_IDX2 (RT5350_PDMA_OFFSET + 0x2C)
166 #define RT5350_TX_BASE_PTR3 (RT5350_PDMA_OFFSET + 0x30)
167 #define RT5350_TX_MAX_CNT3 (RT5350_PDMA_OFFSET + 0x34)
168 #define RT5350_TX_CTX_IDX3 (RT5350_PDMA_OFFSET + 0x38)
169 #define RT5350_TX_DTX_IDX3 (RT5350_PDMA_OFFSET + 0x3C)
170 #define RT5350_RX_BASE_PTR0 (RT5350_PDMA_OFFSET + 0x100)
171 #define RT5350_RX_MAX_CNT0 (RT5350_PDMA_OFFSET + 0x104)
172 #define RT5350_RX_CALC_IDX0 (RT5350_PDMA_OFFSET + 0x108)
173 #define RT5350_RX_DRX_IDX0 (RT5350_PDMA_OFFSET + 0x10C)
174 #define RT5350_RX_BASE_PTR1 (RT5350_PDMA_OFFSET + 0x110)
175 #define RT5350_RX_MAX_CNT1 (RT5350_PDMA_OFFSET + 0x114)
176 #define RT5350_RX_CALC_IDX1 (RT5350_PDMA_OFFSET + 0x118)
177 #define RT5350_RX_DRX_IDX1 (RT5350_PDMA_OFFSET + 0x11C)
178 #define RT5350_PDMA_GLO_CFG (RT5350_PDMA_OFFSET + 0x204)
179 #define RT5350_PDMA_RST_CFG (RT5350_PDMA_OFFSET + 0x208)
180 #define RT5350_DLY_INT_CFG (RT5350_PDMA_OFFSET + 0x20c)
181 #define RT5350_FE_INT_STATUS (RT5350_PDMA_OFFSET + 0x220)
182 #define RT5350_FE_INT_ENABLE (RT5350_PDMA_OFFSET + 0x228)
183 #define RT5350_PDMA_SCH_CFG (RT5350_PDMA_OFFSET + 0x280)
184
185 #define FE_PDMA_GLO_CFG (FE_PDMA_OFFSET + 0x00)
186 #define FE_PDMA_RST_CFG (FE_PDMA_OFFSET + 0x04)
187 #define FE_PDMA_SCH_CFG (FE_PDMA_OFFSET + 0x08)
188 #define FE_DLY_INT_CFG (FE_PDMA_OFFSET + 0x0C)
189 #define FE_TX_BASE_PTR0 (FE_PDMA_OFFSET + 0x10)
190 #define FE_TX_MAX_CNT0 (FE_PDMA_OFFSET + 0x14)
191 #define FE_TX_CTX_IDX0 (FE_PDMA_OFFSET + 0x18)
192 #define FE_TX_DTX_IDX0 (FE_PDMA_OFFSET + 0x1C)
193 #define FE_TX_BASE_PTR1 (FE_PDMA_OFFSET + 0x20)
194 #define FE_TX_MAX_CNT1 (FE_PDMA_OFFSET + 0x24)
195 #define FE_TX_CTX_IDX1 (FE_PDMA_OFFSET + 0x28)
196 #define FE_TX_DTX_IDX1 (FE_PDMA_OFFSET + 0x2C)
197 #define FE_RX_BASE_PTR0 (FE_PDMA_OFFSET + 0x30)
198 #define FE_RX_MAX_CNT0 (FE_PDMA_OFFSET + 0x34)
199 #define FE_RX_CALC_IDX0 (FE_PDMA_OFFSET + 0x38)
200 #define FE_RX_DRX_IDX0 (FE_PDMA_OFFSET + 0x3C)
201 #define FE_TX_BASE_PTR2 (FE_PDMA_OFFSET + 0x40)
202 #define FE_TX_MAX_CNT2 (FE_PDMA_OFFSET + 0x44)
203 #define FE_TX_CTX_IDX2 (FE_PDMA_OFFSET + 0x48)
204 #define FE_TX_DTX_IDX2 (FE_PDMA_OFFSET + 0x4C)
205 #define FE_TX_BASE_PTR3 (FE_PDMA_OFFSET + 0x50)
206 #define FE_TX_MAX_CNT3 (FE_PDMA_OFFSET + 0x54)
207 #define FE_TX_CTX_IDX3 (FE_PDMA_OFFSET + 0x58)
208 #define FE_TX_DTX_IDX3 (FE_PDMA_OFFSET + 0x5C)
209 #define FE_RX_BASE_PTR1 (FE_PDMA_OFFSET + 0x60)
210 #define FE_RX_MAX_CNT1 (FE_PDMA_OFFSET + 0x64)
211 #define FE_RX_CALC_IDX1 (FE_PDMA_OFFSET + 0x68)
212 #define FE_RX_DRX_IDX1 (FE_PDMA_OFFSET + 0x6C)
213
214 #define RT5350_SDM_CFG (RT5350_SDM_OFFSET + 0x00) //Switch DMA configuration
215 #define RT5350_SDM_RRING (RT5350_SDM_OFFSET + 0x04) //Switch DMA Rx Ring
216 #define RT5350_SDM_TRING (RT5350_SDM_OFFSET + 0x08) //Switch DMA Tx Ring
217 #define RT5350_SDM_MAC_ADRL (RT5350_SDM_OFFSET + 0x0C) //Switch MAC address LSB
218 #define RT5350_SDM_MAC_ADRH (RT5350_SDM_OFFSET + 0x10) //Switch MAC Address MSB
219 #define RT5350_SDM_TPCNT (RT5350_SDM_OFFSET + 0x100) //Switch DMA Tx packet count
220 #define RT5350_SDM_TBCNT (RT5350_SDM_OFFSET + 0x104) //Switch DMA Tx byte count
221 #define RT5350_SDM_RPCNT (RT5350_SDM_OFFSET + 0x108) //Switch DMA rx packet count
222 #define RT5350_SDM_RBCNT (RT5350_SDM_OFFSET + 0x10C) //Switch DMA rx byte count
223 #define RT5350_SDM_CS_ERR (RT5350_SDM_OFFSET + 0x110) //Switch DMA rx checksum error count
224
225 #define RT5350_SDM_ICS_EN BIT(16)
226 #define RT5350_SDM_TCS_EN BIT(17)
227 #define RT5350_SDM_UCS_EN BIT(18)
228
229
230 /* MDIO_CFG register bits */
231 #define FE_MDIO_CFG_AUTO_POLL_EN BIT(29)
232 #define FE_MDIO_CFG_GP1_BP_EN BIT(16)
233 #define FE_MDIO_CFG_GP1_FRC_EN BIT(15)
234 #define FE_MDIO_CFG_GP1_SPEED_10 (0 << 13)
235 #define FE_MDIO_CFG_GP1_SPEED_100 (1 << 13)
236 #define FE_MDIO_CFG_GP1_SPEED_1000 (2 << 13)
237 #define FE_MDIO_CFG_GP1_DUPLEX BIT(12)
238 #define FE_MDIO_CFG_GP1_FC_TX BIT(11)
239 #define FE_MDIO_CFG_GP1_FC_RX BIT(10)
240 #define FE_MDIO_CFG_GP1_LNK_DWN BIT(9)
241 #define FE_MDIO_CFG_GP1_AN_FAIL BIT(8)
242 #define FE_MDIO_CFG_MDC_CLK_DIV_1 (0 << 6)
243 #define FE_MDIO_CFG_MDC_CLK_DIV_2 (1 << 6)
244 #define FE_MDIO_CFG_MDC_CLK_DIV_4 (2 << 6)
245 #define FE_MDIO_CFG_MDC_CLK_DIV_8 (3 << 6)
246 #define FE_MDIO_CFG_TURBO_MII_FREQ BIT(5)
247 #define FE_MDIO_CFG_TURBO_MII_MODE BIT(4)
248 #define FE_MDIO_CFG_RX_CLK_SKEW_0 (0 << 2)
249 #define FE_MDIO_CFG_RX_CLK_SKEW_200 (1 << 2)
250 #define FE_MDIO_CFG_RX_CLK_SKEW_400 (2 << 2)
251 #define FE_MDIO_CFG_RX_CLK_SKEW_INV (3 << 2)
252 #define FE_MDIO_CFG_TX_CLK_SKEW_0 0
253 #define FE_MDIO_CFG_TX_CLK_SKEW_200 1
254 #define FE_MDIO_CFG_TX_CLK_SKEW_400 2
255 #define FE_MDIO_CFG_TX_CLK_SKEW_INV 3
256
257 /* uni-cast port */
258 #define FE_GDM1_JMB_LEN_MASK 0xf
259 #define FE_GDM1_JMB_LEN_SHIFT 28
260 #define FE_GDM1_ICS_EN BIT(22)
261 #define FE_GDM1_TCS_EN BIT(21)
262 #define FE_GDM1_UCS_EN BIT(20)
263 #define FE_GDM1_JMB_EN BIT(19)
264 #define FE_GDM1_STRPCRC BIT(16)
265 #define FE_GDM1_UFRC_P_CPU (0 << 12)
266 #define FE_GDM1_UFRC_P_GDMA1 (1 << 12)
267 #define FE_GDM1_UFRC_P_PPE (6 << 12)
268
269 /* checksums */
270 #define FE_ICS_GEN_EN BIT(2)
271 #define FE_UCS_GEN_EN BIT(1)
272 #define FE_TCS_GEN_EN BIT(0)
273
274 /* dma ring */
275 #define FE_PST_DRX_IDX0 BIT(16)
276 #define FE_PST_DTX_IDX3 BIT(3)
277 #define FE_PST_DTX_IDX2 BIT(2)
278 #define FE_PST_DTX_IDX1 BIT(1)
279 #define FE_PST_DTX_IDX0 BIT(0)
280
281 #define FE_TX_WB_DDONE BIT(6)
282 #define FE_RX_DMA_BUSY BIT(3)
283 #define FE_TX_DMA_BUSY BIT(1)
284 #define FE_RX_DMA_EN BIT(2)
285 #define FE_TX_DMA_EN BIT(0)
286
287 #define FE_PDMA_SIZE_4DWORDS (0 << 4)
288 #define FE_PDMA_SIZE_8DWORDS (1 << 4)
289 #define FE_PDMA_SIZE_16DWORDS (2 << 4)
290
291 #define FE_US_CYC_CNT_MASK 0xff
292 #define FE_US_CYC_CNT_SHIFT 0x8
293 #define FE_US_CYC_CNT_DIVISOR 1000000
294
295 #define RX_DMA_PLEN0(_x) (((_x) >> 16) & 0x3fff)
296 #define RX_DMA_LSO BIT(30)
297 #define RX_DMA_DONE BIT(31)
298 #define RX_DMA_L4VALID BIT(30)
299
300 struct fe_rx_dma {
301 unsigned int rxd1;
302 unsigned int rxd2;
303 unsigned int rxd3;
304 unsigned int rxd4;
305 } __packed __aligned(4);
306
307 #define TX_DMA_PLEN0_MASK ((0x3fff) << 16)
308 #define TX_DMA_PLEN0(_x) (((_x) & 0x3fff) << 16)
309 #define TX_DMA_PLEN1(_x) ((_x) & 0x3fff)
310 #define TX_DMA_GET_PLEN0(_x) (((_x) >> 16 ) & 0x3fff)
311 #define TX_DMA_GET_PLEN1(_x) ((_x) & 0x3fff)
312 #define TX_DMA_LS1 BIT(14)
313 #define TX_DMA_LS0 BIT(30)
314 #define TX_DMA_DONE BIT(31)
315
316 #define TX_DMA_INS_VLAN_MT7621 BIT(16)
317 #define TX_DMA_INS_VLAN BIT(7)
318 #define TX_DMA_INS_PPPOE BIT(12)
319 #define TX_DMA_QN(_x) ((_x) << 16)
320 #define TX_DMA_PN(_x) ((_x) << 24)
321 #define TX_DMA_QN_MASK TX_DMA_QN(0x7)
322 #define TX_DMA_PN_MASK TX_DMA_PN(0x7)
323 #define TX_DMA_UDF BIT(20)
324 #define TX_DMA_CHKSUM (0x7 << 29)
325 #define TX_DMA_TSO BIT(28)
326
327 /* frame engine counters */
328 #define FE_PPE_AC_BCNT0 (FE_CMTABLE_OFFSET + 0x00)
329 #define FE_GDMA1_TX_GBCNT (FE_CMTABLE_OFFSET + 0x300)
330 #define FE_GDMA2_TX_GBCNT (FE_GDMA1_TX_GBCNT + 0x40)
331
332 /* phy device flags */
333 #define FE_PHY_FLAG_PORT BIT(0)
334 #define FE_PHY_FLAG_ATTACH BIT(1)
335
336 struct fe_tx_dma {
337 unsigned int txd1;
338 unsigned int txd2;
339 unsigned int txd3;
340 unsigned int txd4;
341 } __packed __aligned(4);
342
343 struct fe_priv;
344
345 struct fe_phy {
346 struct phy_device *phy[8];
347 struct device_node *phy_node[8];
348 const __be32 *phy_fixed[8];
349 int duplex[8];
350 int speed[8];
351 int tx_fc[8];
352 int rx_fc[8];
353 spinlock_t lock;
354
355 int (*connect)(struct fe_priv *priv);
356 void (*disconnect)(struct fe_priv *priv);
357 void (*start)(struct fe_priv *priv);
358 void (*stop)(struct fe_priv *priv);
359 };
360
361 struct fe_soc_data
362 {
363 unsigned char mac[6];
364 const u32 *reg_table;
365
366 void (*init_data)(struct fe_soc_data *data, struct net_device *netdev);
367 void (*reset_fe)(void);
368 void (*set_mac)(struct fe_priv *priv, unsigned char *mac);
369 int (*fwd_config)(struct fe_priv *priv);
370 void (*tx_dma)(struct fe_priv *priv, int idx, struct sk_buff *skb);
371 void (*rx_dma)(struct fe_priv *priv, int idx, int len);
372 int (*switch_init)(struct fe_priv *priv);
373 int (*switch_config)(struct fe_priv *priv);
374 void (*port_init)(struct fe_priv *priv, struct device_node *port);
375 int (*has_carrier)(struct fe_priv *priv);
376 int (*mdio_init)(struct fe_priv *priv);
377 void (*mdio_cleanup)(struct fe_priv *priv);
378 int (*mdio_write)(struct mii_bus *bus, int phy_addr, int phy_reg, u16 val);
379 int (*mdio_read)(struct mii_bus *bus, int phy_addr, int phy_reg);
380 void (*mdio_adjust_link)(struct fe_priv *priv, int port);
381
382 void *swpriv;
383 u32 pdma_glo_cfg;
384 u32 rx_int;
385 u32 tx_int;
386 u32 checksum_bit;
387 u32 tx_udf_bit;
388 };
389
390 #define FE_FLAG_PADDING_64B BIT(0)
391 #define FE_FLAG_PADDING_BUG BIT(1)
392 #define FE_FLAG_JUMBO_FRAME BIT(2)
393
394 #define FE_STAT_REG_DECLARE \
395 _FE(tx_bytes) \
396 _FE(tx_packets) \
397 _FE(tx_skip) \
398 _FE(tx_collisions) \
399 _FE(rx_bytes) \
400 _FE(rx_packets) \
401 _FE(rx_overflow) \
402 _FE(rx_fcs_errors) \
403 _FE(rx_short_errors) \
404 _FE(rx_long_errors) \
405 _FE(rx_checksum_errors) \
406 _FE(rx_flow_control_packets)
407
408 struct fe_hw_stats
409 {
410 spinlock_t stats_lock;
411 struct u64_stats_sync syncp;
412 #define _FE(x) u64 x;
413 FE_STAT_REG_DECLARE
414 #undef _FE
415 };
416
417 struct fe_priv
418 {
419 spinlock_t page_lock;
420
421 struct fe_soc_data *soc;
422 struct net_device *netdev;
423 u32 msg_enable;
424 u32 flags;
425
426 struct device *device;
427 unsigned long sysclk;
428
429 u16 frag_size;
430 u16 rx_buf_size;
431 struct fe_rx_dma *rx_dma;
432 u8 **rx_data;
433 dma_addr_t rx_phys;
434 struct napi_struct rx_napi;
435
436 struct fe_tx_dma *tx_dma;
437 struct sk_buff **tx_skb;
438 dma_addr_t tx_phys;
439 unsigned int tx_free_idx;
440
441 struct fe_phy *phy;
442 struct mii_bus *mii_bus;
443 struct phy_device *phy_dev;
444 u32 phy_flags;
445
446 int link[8];
447
448 struct fe_hw_stats *hw_stats;
449 unsigned long vlan_map;
450 };
451
452 extern const struct of_device_id of_fe_match[];
453
454 void fe_w32(u32 val, unsigned reg);
455 u32 fe_r32(unsigned reg);
456
457 int fe_set_clock_cycle(struct fe_priv *priv);
458 void fe_csum_config(struct fe_priv *priv);
459 void fe_stats_update(struct fe_priv *priv);
460 void fe_fwd_config(struct fe_priv *priv);
461 void fe_reg_w32(u32 val, enum fe_reg reg);
462 u32 fe_reg_r32(enum fe_reg reg);
463
464 static inline void *priv_netdev(struct fe_priv *priv)
465 {
466 return (char *)priv - ALIGN(sizeof(struct net_device), NETDEV_ALIGN);
467 }
468
469 #endif /* FE_ETH_H */
OpenWrt Source Repository