projects / openwrt / staging / chunkeey.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
ag71xx: optimize icache footprint of the receive poll function
[openwrt/staging/chunkeey.git] / target / linux / ar71xx / files / drivers / net / ethernet / atheros / ag71xx / ag71xx_main.c
1 /*
2 * Atheros AR71xx built-in ethernet mac driver
3 *
4 * Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
5 * Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
6 *
7 * Based on Atheros' AG7100 driver
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License version 2 as published
11 * by the Free Software Foundation.
12 */
13
14 #include "ag71xx.h"
15
16 #if LINUX_VERSION_CODE < KERNEL_VERSION(4,2,0)
17 static inline void skb_free_frag(void *data)
18 {
19 put_page(virt_to_head_page(data));
20 }
21 #endif
22
23 #define AG71XX_DEFAULT_MSG_ENABLE \
24 (NETIF_MSG_DRV \
25 | NETIF_MSG_PROBE \
26 | NETIF_MSG_LINK \
27 | NETIF_MSG_TIMER \
28 | NETIF_MSG_IFDOWN \
29 | NETIF_MSG_IFUP \
30 | NETIF_MSG_RX_ERR \
31 | NETIF_MSG_TX_ERR)
32
33 static int ag71xx_msg_level = -1;
34
35 module_param_named(msg_level, ag71xx_msg_level, int, 0);
36 MODULE_PARM_DESC(msg_level, "Message level (-1=defaults,0=none,...,16=all)");
37
38 #define ETH_SWITCH_HEADER_LEN 2
39
40 static int ag71xx_tx_packets(struct ag71xx *ag, bool flush);
41
42 static inline unsigned int ag71xx_max_frame_len(unsigned int mtu)
43 {
44 return ETH_SWITCH_HEADER_LEN + ETH_HLEN + VLAN_HLEN + mtu + ETH_FCS_LEN;
45 }
46
47 static void ag71xx_dump_dma_regs(struct ag71xx *ag)
48 {
49 DBG("%s: dma_tx_ctrl=%08x, dma_tx_desc=%08x, dma_tx_status=%08x\n",
50 ag->dev->name,
51 ag71xx_rr(ag, AG71XX_REG_TX_CTRL),
52 ag71xx_rr(ag, AG71XX_REG_TX_DESC),
53 ag71xx_rr(ag, AG71XX_REG_TX_STATUS));
54
55 DBG("%s: dma_rx_ctrl=%08x, dma_rx_desc=%08x, dma_rx_status=%08x\n",
56 ag->dev->name,
57 ag71xx_rr(ag, AG71XX_REG_RX_CTRL),
58 ag71xx_rr(ag, AG71XX_REG_RX_DESC),
59 ag71xx_rr(ag, AG71XX_REG_RX_STATUS));
60 }
61
62 static void ag71xx_dump_regs(struct ag71xx *ag)
63 {
64 DBG("%s: mac_cfg1=%08x, mac_cfg2=%08x, ipg=%08x, hdx=%08x, mfl=%08x\n",
65 ag->dev->name,
66 ag71xx_rr(ag, AG71XX_REG_MAC_CFG1),
67 ag71xx_rr(ag, AG71XX_REG_MAC_CFG2),
68 ag71xx_rr(ag, AG71XX_REG_MAC_IPG),
69 ag71xx_rr(ag, AG71XX_REG_MAC_HDX),
70 ag71xx_rr(ag, AG71XX_REG_MAC_MFL));
71 DBG("%s: mac_ifctl=%08x, mac_addr1=%08x, mac_addr2=%08x\n",
72 ag->dev->name,
73 ag71xx_rr(ag, AG71XX_REG_MAC_IFCTL),
74 ag71xx_rr(ag, AG71XX_REG_MAC_ADDR1),
75 ag71xx_rr(ag, AG71XX_REG_MAC_ADDR2));
76 DBG("%s: fifo_cfg0=%08x, fifo_cfg1=%08x, fifo_cfg2=%08x\n",
77 ag->dev->name,
78 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG0),
79 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG1),
80 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG2));
81 DBG("%s: fifo_cfg3=%08x, fifo_cfg4=%08x, fifo_cfg5=%08x\n",
82 ag->dev->name,
83 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG3),
84 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG4),
85 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG5));
86 }
87
88 static inline void ag71xx_dump_intr(struct ag71xx *ag, char *label, u32 intr)
89 {
90 DBG("%s: %s intr=%08x %s%s%s%s%s%s\n",
91 ag->dev->name, label, intr,
92 (intr & AG71XX_INT_TX_PS) ? "TXPS " : "",
93 (intr & AG71XX_INT_TX_UR) ? "TXUR " : "",
94 (intr & AG71XX_INT_TX_BE) ? "TXBE " : "",
95 (intr & AG71XX_INT_RX_PR) ? "RXPR " : "",
96 (intr & AG71XX_INT_RX_OF) ? "RXOF " : "",
97 (intr & AG71XX_INT_RX_BE) ? "RXBE " : "");
98 }
99
100 static void ag71xx_ring_free(struct ag71xx_ring *ring)
101 {
102 kfree(ring->buf);
103
104 if (ring->descs_cpu)
105 dma_free_coherent(NULL, ring->size * ring->desc_size,
106 ring->descs_cpu, ring->descs_dma);
107 }
108
109 static int ag71xx_ring_alloc(struct ag71xx_ring *ring)
110 {
111 int err;
112
113 ring->desc_size = sizeof(struct ag71xx_desc);
114 if (ring->desc_size % cache_line_size()) {
115 DBG("ag71xx: ring %p, desc size %u rounded to %u\n",
116 ring, ring->desc_size,
117 roundup(ring->desc_size, cache_line_size()));
118 ring->desc_size = roundup(ring->desc_size, cache_line_size());
119 }
120
121 ring->descs_cpu = dma_alloc_coherent(NULL, ring->size * ring->desc_size,
122 &ring->descs_dma, GFP_ATOMIC);
123 if (!ring->descs_cpu) {
124 err = -ENOMEM;
125 goto err;
126 }
127
128
129 ring->buf = kzalloc(ring->size * sizeof(*ring->buf), GFP_KERNEL);
130 if (!ring->buf) {
131 err = -ENOMEM;
132 goto err;
133 }
134
135 return 0;
136
137 err:
138 return err;
139 }
140
141 static void ag71xx_ring_tx_clean(struct ag71xx *ag)
142 {
143 struct ag71xx_ring *ring = &ag->tx_ring;
144 struct net_device *dev = ag->dev;
145 u32 bytes_compl = 0, pkts_compl = 0;
146
147 while (ring->curr != ring->dirty) {
148 struct ag71xx_desc *desc;
149 u32 i = ring->dirty % ring->size;
150
151 desc = ag71xx_ring_desc(ring, i);
152 if (!ag71xx_desc_empty(desc)) {
153 desc->ctrl = 0;
154 dev->stats.tx_errors++;
155 }
156
157 if (ring->buf[i].skb) {
158 bytes_compl += ring->buf[i].len;
159 pkts_compl++;
160 dev_kfree_skb_any(ring->buf[i].skb);
161 }
162 ring->buf[i].skb = NULL;
163 ring->dirty++;
164 }
165
166 /* flush descriptors */
167 wmb();
168
169 netdev_completed_queue(dev, pkts_compl, bytes_compl);
170 }
171
172 static void ag71xx_ring_tx_init(struct ag71xx *ag)
173 {
174 struct ag71xx_ring *ring = &ag->tx_ring;
175 int i;
176
177 for (i = 0; i < ring->size; i++) {
178 struct ag71xx_desc *desc = ag71xx_ring_desc(ring, i);
179
180 desc->next = (u32) (ring->descs_dma +
181 ring->desc_size * ((i + 1) % ring->size));
182
183 desc->ctrl = DESC_EMPTY;
184 ring->buf[i].skb = NULL;
185 }
186
187 /* flush descriptors */
188 wmb();
189
190 ring->curr = 0;
191 ring->dirty = 0;
192 netdev_reset_queue(ag->dev);
193 }
194
195 static void ag71xx_ring_rx_clean(struct ag71xx *ag)
196 {
197 struct ag71xx_ring *ring = &ag->rx_ring;
198 int i;
199
200 if (!ring->buf)
201 return;
202
203 for (i = 0; i < ring->size; i++)
204 if (ring->buf[i].rx_buf) {
205 dma_unmap_single(&ag->dev->dev, ring->buf[i].dma_addr,
206 ag->rx_buf_size, DMA_FROM_DEVICE);
207 skb_free_frag(ring->buf[i].rx_buf);
208 }
209 }
210
211 static int ag71xx_buffer_offset(struct ag71xx *ag)
212 {
213 int offset = NET_SKB_PAD;
214
215 /*
216 * On AR71xx/AR91xx packets must be 4-byte aligned.
217 *
218 * When using builtin AR8216 support, hardware adds a 2-byte header,
219 * so we don't need any extra alignment in that case.
220 */
221 if (!ag71xx_get_pdata(ag)->is_ar724x || ag71xx_has_ar8216(ag))
222 return offset;
223
224 return offset + NET_IP_ALIGN;
225 }
226
227 static int ag71xx_buffer_size(struct ag71xx *ag)
228 {
229 return ag->rx_buf_size +
230 SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
231 }
232
233 static bool ag71xx_fill_rx_buf(struct ag71xx *ag, struct ag71xx_buf *buf,
234 int offset,
235 void *(*alloc)(unsigned int size))
236 {
237 struct ag71xx_ring *ring = &ag->rx_ring;
238 struct ag71xx_desc *desc = ag71xx_ring_desc(ring, buf - &ring->buf[0]);
239 void *data;
240
241 data = alloc(ag71xx_buffer_size(ag));
242 if (!data)
243 return false;
244
245 buf->rx_buf = data;
246 buf->dma_addr = dma_map_single(&ag->dev->dev, data, ag->rx_buf_size,
247 DMA_FROM_DEVICE);
248 desc->data = (u32) buf->dma_addr + offset;
249 return true;
250 }
251
252 static int ag71xx_ring_rx_init(struct ag71xx *ag)
253 {
254 struct ag71xx_ring *ring = &ag->rx_ring;
255 unsigned int i;
256 int ret;
257 int offset = ag71xx_buffer_offset(ag);
258
259 ret = 0;
260 for (i = 0; i < ring->size; i++) {
261 struct ag71xx_desc *desc = ag71xx_ring_desc(ring, i);
262
263 desc->next = (u32) (ring->descs_dma +
264 ring->desc_size * ((i + 1) % ring->size));
265
266 DBG("ag71xx: RX desc at %p, next is %08x\n",
267 desc, desc->next);
268 }
269
270 for (i = 0; i < ring->size; i++) {
271 struct ag71xx_desc *desc = ag71xx_ring_desc(ring, i);
272
273 if (!ag71xx_fill_rx_buf(ag, &ring->buf[i], offset,
274 netdev_alloc_frag)) {
275 ret = -ENOMEM;
276 break;
277 }
278
279 desc->ctrl = DESC_EMPTY;
280 }
281
282 /* flush descriptors */
283 wmb();
284
285 ring->curr = 0;
286 ring->dirty = 0;
287
288 return ret;
289 }
290
291 static int ag71xx_ring_rx_refill(struct ag71xx *ag)
292 {
293 struct ag71xx_ring *ring = &ag->rx_ring;
294 unsigned int count;
295 int offset = ag71xx_buffer_offset(ag);
296
297 count = 0;
298 for (; ring->curr - ring->dirty > 0; ring->dirty++) {
299 struct ag71xx_desc *desc;
300 unsigned int i;
301
302 i = ring->dirty % ring->size;
303 desc = ag71xx_ring_desc(ring, i);
304
305 if (!ring->buf[i].rx_buf &&
306 !ag71xx_fill_rx_buf(ag, &ring->buf[i], offset,
307 napi_alloc_frag))
308 break;
309
310 desc->ctrl = DESC_EMPTY;
311 count++;
312 }
313
314 /* flush descriptors */
315 wmb();
316
317 DBG("%s: %u rx descriptors refilled\n", ag->dev->name, count);
318
319 return count;
320 }
321
322 static int ag71xx_rings_init(struct ag71xx *ag)
323 {
324 int ret;
325
326 ret = ag71xx_ring_alloc(&ag->tx_ring);
327 if (ret)
328 return ret;
329
330 ag71xx_ring_tx_init(ag);
331
332 ret = ag71xx_ring_alloc(&ag->rx_ring);
333 if (ret)
334 return ret;
335
336 ret = ag71xx_ring_rx_init(ag);
337 return ret;
338 }
339
340 static void ag71xx_rings_cleanup(struct ag71xx *ag)
341 {
342 ag71xx_ring_rx_clean(ag);
343 ag71xx_ring_free(&ag->rx_ring);
344
345 ag71xx_ring_tx_clean(ag);
346 netdev_reset_queue(ag->dev);
347 ag71xx_ring_free(&ag->tx_ring);
348 }
349
350 static unsigned char *ag71xx_speed_str(struct ag71xx *ag)
351 {
352 switch (ag->speed) {
353 case SPEED_1000:
354 return "1000";
355 case SPEED_100:
356 return "100";
357 case SPEED_10:
358 return "10";
359 }
360
361 return "?";
362 }
363
364 static void ag71xx_hw_set_macaddr(struct ag71xx *ag, unsigned char *mac)
365 {
366 u32 t;
367
368 t = (((u32) mac[5]) << 24) | (((u32) mac[4]) << 16)
369 | (((u32) mac[3]) << 8) | ((u32) mac[2]);
370
371 ag71xx_wr(ag, AG71XX_REG_MAC_ADDR1, t);
372
373 t = (((u32) mac[1]) << 24) | (((u32) mac[0]) << 16);
374 ag71xx_wr(ag, AG71XX_REG_MAC_ADDR2, t);
375 }
376
377 static void ag71xx_dma_reset(struct ag71xx *ag)
378 {
379 u32 val;
380 int i;
381
382 ag71xx_dump_dma_regs(ag);
383
384 /* stop RX and TX */
385 ag71xx_wr(ag, AG71XX_REG_RX_CTRL, 0);
386 ag71xx_wr(ag, AG71XX_REG_TX_CTRL, 0);
387
388 /*
389 * give the hardware some time to really stop all rx/tx activity
390 * clearing the descriptors too early causes random memory corruption
391 */
392 mdelay(1);
393
394 /* clear descriptor addresses */
395 ag71xx_wr(ag, AG71XX_REG_TX_DESC, ag->stop_desc_dma);
396 ag71xx_wr(ag, AG71XX_REG_RX_DESC, ag->stop_desc_dma);
397
398 /* clear pending RX/TX interrupts */
399 for (i = 0; i < 256; i++) {
400 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_PR);
401 ag71xx_wr(ag, AG71XX_REG_TX_STATUS, TX_STATUS_PS);
402 }
403
404 /* clear pending errors */
405 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_BE | RX_STATUS_OF);
406 ag71xx_wr(ag, AG71XX_REG_TX_STATUS, TX_STATUS_BE | TX_STATUS_UR);
407
408 val = ag71xx_rr(ag, AG71XX_REG_RX_STATUS);
409 if (val)
410 pr_alert("%s: unable to clear DMA Rx status: %08x\n",
411 ag->dev->name, val);
412
413 val = ag71xx_rr(ag, AG71XX_REG_TX_STATUS);
414
415 /* mask out reserved bits */
416 val &= ~0xff000000;
417
418 if (val)
419 pr_alert("%s: unable to clear DMA Tx status: %08x\n",
420 ag->dev->name, val);
421
422 ag71xx_dump_dma_regs(ag);
423 }
424
425 #define MAC_CFG1_INIT (MAC_CFG1_RXE | MAC_CFG1_TXE | \
426 MAC_CFG1_SRX | MAC_CFG1_STX)
427
428 #define FIFO_CFG0_INIT (FIFO_CFG0_ALL << FIFO_CFG0_ENABLE_SHIFT)
429
430 #define FIFO_CFG4_INIT (FIFO_CFG4_DE | FIFO_CFG4_DV | FIFO_CFG4_FC | \
431 FIFO_CFG4_CE | FIFO_CFG4_CR | FIFO_CFG4_LM | \
432 FIFO_CFG4_LO | FIFO_CFG4_OK | FIFO_CFG4_MC | \
433 FIFO_CFG4_BC | FIFO_CFG4_DR | FIFO_CFG4_LE | \
434 FIFO_CFG4_CF | FIFO_CFG4_PF | FIFO_CFG4_UO | \
435 FIFO_CFG4_VT)
436
437 #define FIFO_CFG5_INIT (FIFO_CFG5_DE | FIFO_CFG5_DV | FIFO_CFG5_FC | \
438 FIFO_CFG5_CE | FIFO_CFG5_LO | FIFO_CFG5_OK | \
439 FIFO_CFG5_MC | FIFO_CFG5_BC | FIFO_CFG5_DR | \
440 FIFO_CFG5_CF | FIFO_CFG5_PF | FIFO_CFG5_VT | \
441 FIFO_CFG5_LE | FIFO_CFG5_FT | FIFO_CFG5_16 | \
442 FIFO_CFG5_17 | FIFO_CFG5_SF)
443
444 static void ag71xx_hw_stop(struct ag71xx *ag)
445 {
446 /* disable all interrupts and stop the rx/tx engine */
447 ag71xx_wr(ag, AG71XX_REG_INT_ENABLE, 0);
448 ag71xx_wr(ag, AG71XX_REG_RX_CTRL, 0);
449 ag71xx_wr(ag, AG71XX_REG_TX_CTRL, 0);
450 }
451
452 static void ag71xx_hw_setup(struct ag71xx *ag)
453 {
454 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
455
456 /* setup MAC configuration registers */
457 ag71xx_wr(ag, AG71XX_REG_MAC_CFG1, MAC_CFG1_INIT);
458
459 ag71xx_sb(ag, AG71XX_REG_MAC_CFG2,
460 MAC_CFG2_PAD_CRC_EN | MAC_CFG2_LEN_CHECK);
461
462 /* setup max frame length to zero */
463 ag71xx_wr(ag, AG71XX_REG_MAC_MFL, 0);
464
465 /* setup FIFO configuration registers */
466 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG0, FIFO_CFG0_INIT);
467 if (pdata->is_ar724x) {
468 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG1, pdata->fifo_cfg1);
469 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG2, pdata->fifo_cfg2);
470 } else {
471 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG1, 0x0fff0000);
472 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG2, 0x00001fff);
473 }
474 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG4, FIFO_CFG4_INIT);
475 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG5, FIFO_CFG5_INIT);
476 }
477
478 static void ag71xx_hw_init(struct ag71xx *ag)
479 {
480 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
481 u32 reset_mask = pdata->reset_bit;
482
483 ag71xx_hw_stop(ag);
484
485 if (pdata->is_ar724x) {
486 u32 reset_phy = reset_mask;
487
488 reset_phy &= AR71XX_RESET_GE0_PHY | AR71XX_RESET_GE1_PHY;
489 reset_mask &= ~(AR71XX_RESET_GE0_PHY | AR71XX_RESET_GE1_PHY);
490
491 ath79_device_reset_set(reset_phy);
492 msleep(50);
493 ath79_device_reset_clear(reset_phy);
494 msleep(200);
495 }
496
497 ag71xx_sb(ag, AG71XX_REG_MAC_CFG1, MAC_CFG1_SR);
498 udelay(20);
499
500 ath79_device_reset_set(reset_mask);
501 msleep(100);
502 ath79_device_reset_clear(reset_mask);
503 msleep(200);
504
505 ag71xx_hw_setup(ag);
506
507 ag71xx_dma_reset(ag);
508 }
509
510 static void ag71xx_fast_reset(struct ag71xx *ag)
511 {
512 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
513 struct net_device *dev = ag->dev;
514 u32 reset_mask = pdata->reset_bit;
515 u32 rx_ds, tx_ds;
516 u32 mii_reg;
517
518 reset_mask &= AR71XX_RESET_GE0_MAC | AR71XX_RESET_GE1_MAC;
519
520 mii_reg = ag71xx_rr(ag, AG71XX_REG_MII_CFG);
521 rx_ds = ag71xx_rr(ag, AG71XX_REG_RX_DESC);
522 tx_ds = ag71xx_rr(ag, AG71XX_REG_TX_DESC);
523
524 ath79_device_reset_set(reset_mask);
525 udelay(10);
526 ath79_device_reset_clear(reset_mask);
527 udelay(10);
528
529 ag71xx_dma_reset(ag);
530 ag71xx_hw_setup(ag);
531 ag71xx_tx_packets(ag, true);
532
533 /* setup max frame length */
534 ag71xx_wr(ag, AG71XX_REG_MAC_MFL,
535 ag71xx_max_frame_len(ag->dev->mtu));
536
537 ag71xx_wr(ag, AG71XX_REG_RX_DESC, rx_ds);
538 ag71xx_wr(ag, AG71XX_REG_TX_DESC, tx_ds);
539 ag71xx_wr(ag, AG71XX_REG_MII_CFG, mii_reg);
540
541 ag71xx_hw_set_macaddr(ag, dev->dev_addr);
542 }
543
544 static void ag71xx_hw_start(struct ag71xx *ag)
545 {
546 /* start RX engine */
547 ag71xx_wr(ag, AG71XX_REG_RX_CTRL, RX_CTRL_RXE);
548
549 /* enable interrupts */
550 ag71xx_wr(ag, AG71XX_REG_INT_ENABLE, AG71XX_INT_INIT);
551
552 netif_wake_queue(ag->dev);
553 }
554
555 static void
556 __ag71xx_link_adjust(struct ag71xx *ag, bool update)
557 {
558 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
559 u32 cfg2;
560 u32 ifctl;
561 u32 fifo5;
562 u32 fifo3;
563
564 if (!ag->link && update) {
565 ag71xx_hw_stop(ag);
566 netif_carrier_off(ag->dev);
567 if (netif_msg_link(ag))
568 pr_info("%s: link down\n", ag->dev->name);
569 return;
570 }
571
572 if (pdata->is_ar724x)
573 ag71xx_fast_reset(ag);
574
575 cfg2 = ag71xx_rr(ag, AG71XX_REG_MAC_CFG2);
576 cfg2 &= ~(MAC_CFG2_IF_1000 | MAC_CFG2_IF_10_100 | MAC_CFG2_FDX);
577 cfg2 |= (ag->duplex) ? MAC_CFG2_FDX : 0;
578
579 ifctl = ag71xx_rr(ag, AG71XX_REG_MAC_IFCTL);
580 ifctl &= ~(MAC_IFCTL_SPEED);
581
582 fifo5 = ag71xx_rr(ag, AG71XX_REG_FIFO_CFG5);
583 fifo5 &= ~FIFO_CFG5_BM;
584
585 switch (ag->speed) {
586 case SPEED_1000:
587 cfg2 |= MAC_CFG2_IF_1000;
588 fifo5 |= FIFO_CFG5_BM;
589 break;
590 case SPEED_100:
591 cfg2 |= MAC_CFG2_IF_10_100;
592 ifctl |= MAC_IFCTL_SPEED;
593 break;
594 case SPEED_10:
595 cfg2 |= MAC_CFG2_IF_10_100;
596 break;
597 default:
598 BUG();
599 return;
600 }
601
602 if (pdata->is_ar91xx)
603 fifo3 = 0x00780fff;
604 else if (pdata->is_ar724x)
605 fifo3 = pdata->fifo_cfg3;
606 else
607 fifo3 = 0x008001ff;
608
609 if (ag->tx_ring.desc_split) {
610 fifo3 &= 0xffff;
611 fifo3 |= ((2048 - ag->tx_ring.desc_split) / 4) << 16;
612 }
613
614 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG3, fifo3);
615
616 if (update && pdata->set_speed)
617 pdata->set_speed(ag->speed);
618
619 ag71xx_wr(ag, AG71XX_REG_MAC_CFG2, cfg2);
620 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG5, fifo5);
621 ag71xx_wr(ag, AG71XX_REG_MAC_IFCTL, ifctl);
622 ag71xx_hw_start(ag);
623
624 netif_carrier_on(ag->dev);
625 if (update && netif_msg_link(ag))
626 pr_info("%s: link up (%sMbps/%s duplex)\n",
627 ag->dev->name,
628 ag71xx_speed_str(ag),
629 (DUPLEX_FULL == ag->duplex) ? "Full" : "Half");
630
631 DBG("%s: fifo_cfg0=%#x, fifo_cfg1=%#x, fifo_cfg2=%#x\n",
632 ag->dev->name,
633 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG0),
634 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG1),
635 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG2));
636
637 DBG("%s: fifo_cfg3=%#x, fifo_cfg4=%#x, fifo_cfg5=%#x\n",
638 ag->dev->name,
639 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG3),
640 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG4),
641 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG5));
642
643 DBG("%s: mac_cfg2=%#x, mac_ifctl=%#x\n",
644 ag->dev->name,
645 ag71xx_rr(ag, AG71XX_REG_MAC_CFG2),
646 ag71xx_rr(ag, AG71XX_REG_MAC_IFCTL));
647 }
648
649 void ag71xx_link_adjust(struct ag71xx *ag)
650 {
651 __ag71xx_link_adjust(ag, true);
652 }
653
654 static int ag71xx_hw_enable(struct ag71xx *ag)
655 {
656 int ret;
657
658 ret = ag71xx_rings_init(ag);
659 if (ret)
660 return ret;
661
662 napi_enable(&ag->napi);
663 ag71xx_wr(ag, AG71XX_REG_TX_DESC, ag->tx_ring.descs_dma);
664 ag71xx_wr(ag, AG71XX_REG_RX_DESC, ag->rx_ring.descs_dma);
665 netif_start_queue(ag->dev);
666
667 return 0;
668 }
669
670 static void ag71xx_hw_disable(struct ag71xx *ag)
671 {
672 unsigned long flags;
673
674 spin_lock_irqsave(&ag->lock, flags);
675
676 netif_stop_queue(ag->dev);
677
678 ag71xx_hw_stop(ag);
679 ag71xx_dma_reset(ag);
680
681 napi_disable(&ag->napi);
682 del_timer_sync(&ag->oom_timer);
683
684 spin_unlock_irqrestore(&ag->lock, flags);
685
686 ag71xx_rings_cleanup(ag);
687 }
688
689 static int ag71xx_open(struct net_device *dev)
690 {
691 struct ag71xx *ag = netdev_priv(dev);
692 unsigned int max_frame_len;
693 int ret;
694
695 netif_carrier_off(dev);
696 max_frame_len = ag71xx_max_frame_len(dev->mtu);
697 ag->rx_buf_size = SKB_DATA_ALIGN(max_frame_len + NET_SKB_PAD + NET_IP_ALIGN);
698
699 /* setup max frame length */
700 ag71xx_wr(ag, AG71XX_REG_MAC_MFL, max_frame_len);
701 ag71xx_hw_set_macaddr(ag, dev->dev_addr);
702
703 ret = ag71xx_hw_enable(ag);
704 if (ret)
705 goto err;
706
707 ag71xx_phy_start(ag);
708
709 return 0;
710
711 err:
712 ag71xx_rings_cleanup(ag);
713 return ret;
714 }
715
716 static int ag71xx_stop(struct net_device *dev)
717 {
718 struct ag71xx *ag = netdev_priv(dev);
719
720 netif_carrier_off(dev);
721 ag71xx_phy_stop(ag);
722 ag71xx_hw_disable(ag);
723
724 return 0;
725 }
726
727 static int ag71xx_fill_dma_desc(struct ag71xx_ring *ring, u32 addr, int len)
728 {
729 int i;
730 struct ag71xx_desc *desc;
731 int ndesc = 0;
732 int split = ring->desc_split;
733
734 if (!split)
735 split = len;
736
737 while (len > 0) {
738 unsigned int cur_len = len;
739
740 i = (ring->curr + ndesc) % ring->size;
741 desc = ag71xx_ring_desc(ring, i);
742
743 if (!ag71xx_desc_empty(desc))
744 return -1;
745
746 if (cur_len > split) {
747 cur_len = split;
748
749 /*
750 * TX will hang if DMA transfers <= 4 bytes,
751 * make sure next segment is more than 4 bytes long.
752 */
753 if (len <= split + 4)
754 cur_len -= 4;
755 }
756
757 desc->data = addr;
758 addr += cur_len;
759 len -= cur_len;
760
761 if (len > 0)
762 cur_len |= DESC_MORE;
763
764 /* prevent early tx attempt of this descriptor */
765 if (!ndesc)
766 cur_len |= DESC_EMPTY;
767
768 desc->ctrl = cur_len;
769 ndesc++;
770 }
771
772 return ndesc;
773 }
774
775 static netdev_tx_t ag71xx_hard_start_xmit(struct sk_buff *skb,
776 struct net_device *dev)
777 {
778 struct ag71xx *ag = netdev_priv(dev);
779 struct ag71xx_ring *ring = &ag->tx_ring;
780 struct ag71xx_desc *desc;
781 dma_addr_t dma_addr;
782 int i, n, ring_min;
783
784 if (ag71xx_has_ar8216(ag))
785 ag71xx_add_ar8216_header(ag, skb);
786
787 if (skb->len <= 4) {
788 DBG("%s: packet len is too small\n", ag->dev->name);
789 goto err_drop;
790 }
791
792 dma_addr = dma_map_single(&dev->dev, skb->data, skb->len,
793 DMA_TO_DEVICE);
794
795 i = ring->curr % ring->size;
796 desc = ag71xx_ring_desc(ring, i);
797
798 /* setup descriptor fields */
799 n = ag71xx_fill_dma_desc(ring, (u32) dma_addr, skb->len & ag->desc_pktlen_mask);
800 if (n < 0)
801 goto err_drop_unmap;
802
803 i = (ring->curr + n - 1) % ring->size;
804 ring->buf[i].len = skb->len;
805 ring->buf[i].skb = skb;
806 ring->buf[i].timestamp = jiffies;
807
808 netdev_sent_queue(dev, skb->len);
809
810 desc->ctrl &= ~DESC_EMPTY;
811 ring->curr += n;
812
813 /* flush descriptor */
814 wmb();
815
816 ring_min = 2;
817 if (ring->desc_split)
818 ring_min *= AG71XX_TX_RING_DS_PER_PKT;
819
820 if (ring->curr - ring->dirty >= ring->size - ring_min) {
821 DBG("%s: tx queue full\n", dev->name);
822 netif_stop_queue(dev);
823 }
824
825 DBG("%s: packet injected into TX queue\n", ag->dev->name);
826
827 /* enable TX engine */
828 ag71xx_wr(ag, AG71XX_REG_TX_CTRL, TX_CTRL_TXE);
829
830 return NETDEV_TX_OK;
831
832 err_drop_unmap:
833 dma_unmap_single(&dev->dev, dma_addr, skb->len, DMA_TO_DEVICE);
834
835 err_drop:
836 dev->stats.tx_dropped++;
837
838 dev_kfree_skb(skb);
839 return NETDEV_TX_OK;
840 }
841
842 static int ag71xx_do_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
843 {
844 struct ag71xx *ag = netdev_priv(dev);
845 int ret;
846
847 switch (cmd) {
848 case SIOCETHTOOL:
849 if (ag->phy_dev == NULL)
850 break;
851
852 spin_lock_irq(&ag->lock);
853 ret = phy_ethtool_ioctl(ag->phy_dev, (void *) ifr->ifr_data);
854 spin_unlock_irq(&ag->lock);
855 return ret;
856
857 case SIOCSIFHWADDR:
858 if (copy_from_user
859 (dev->dev_addr, ifr->ifr_data, sizeof(dev->dev_addr)))
860 return -EFAULT;
861 return 0;
862
863 case SIOCGIFHWADDR:
864 if (copy_to_user
865 (ifr->ifr_data, dev->dev_addr, sizeof(dev->dev_addr)))
866 return -EFAULT;
867 return 0;
868
869 case SIOCGMIIPHY:
870 case SIOCGMIIREG:
871 case SIOCSMIIREG:
872 if (ag->phy_dev == NULL)
873 break;
874
875 return phy_mii_ioctl(ag->phy_dev, ifr, cmd);
876
877 default:
878 break;
879 }
880
881 return -EOPNOTSUPP;
882 }
883
884 static void ag71xx_oom_timer_handler(unsigned long data)
885 {
886 struct net_device *dev = (struct net_device *) data;
887 struct ag71xx *ag = netdev_priv(dev);
888
889 napi_schedule(&ag->napi);
890 }
891
892 static void ag71xx_tx_timeout(struct net_device *dev)
893 {
894 struct ag71xx *ag = netdev_priv(dev);
895
896 if (netif_msg_tx_err(ag))
897 pr_info("%s: tx timeout\n", ag->dev->name);
898
899 schedule_work(&ag->restart_work);
900 }
901
902 static void ag71xx_restart_work_func(struct work_struct *work)
903 {
904 struct ag71xx *ag = container_of(work, struct ag71xx, restart_work);
905
906 rtnl_lock();
907 ag71xx_hw_disable(ag);
908 ag71xx_hw_enable(ag);
909 if (ag->link)
910 __ag71xx_link_adjust(ag, false);
911 rtnl_unlock();
912 }
913
914 static bool ag71xx_check_dma_stuck(struct ag71xx *ag, unsigned long timestamp)
915 {
916 u32 rx_sm, tx_sm, rx_fd;
917
918 if (likely(time_before(jiffies, timestamp + HZ/10)))
919 return false;
920
921 if (!netif_carrier_ok(ag->dev))
922 return false;
923
924 rx_sm = ag71xx_rr(ag, AG71XX_REG_RX_SM);
925 if ((rx_sm & 0x7) == 0x3 && ((rx_sm >> 4) & 0x7) == 0x6)
926 return true;
927
928 tx_sm = ag71xx_rr(ag, AG71XX_REG_TX_SM);
929 rx_fd = ag71xx_rr(ag, AG71XX_REG_FIFO_DEPTH);
930 if (((tx_sm >> 4) & 0x7) == 0 && ((rx_sm & 0x7) == 0) &&
931 ((rx_sm >> 4) & 0x7) == 0 && rx_fd == 0)
932 return true;
933
934 return false;
935 }
936
937 static int ag71xx_tx_packets(struct ag71xx *ag, bool flush)
938 {
939 struct ag71xx_ring *ring = &ag->tx_ring;
940 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
941 int sent = 0;
942 int bytes_compl = 0;
943 int n = 0;
944
945 DBG("%s: processing TX ring\n", ag->dev->name);
946
947 while (ring->dirty + n != ring->curr) {
948 unsigned int i = (ring->dirty + n) % ring->size;
949 struct ag71xx_desc *desc = ag71xx_ring_desc(ring, i);
950 struct sk_buff *skb = ring->buf[i].skb;
951
952 if (!flush && !ag71xx_desc_empty(desc)) {
953 if (pdata->is_ar724x &&
954 ag71xx_check_dma_stuck(ag, ring->buf[i].timestamp))
955 schedule_work(&ag->restart_work);
956 break;
957 }
958
959 n++;
960 if (!skb)
961 continue;
962
963 dev_kfree_skb_any(skb);
964 ring->buf[i].skb = NULL;
965
966 bytes_compl += ring->buf[i].len;
967
968 sent++;
969 ring->dirty += n;
970
971 while (n > 0) {
972 ag71xx_wr(ag, AG71XX_REG_TX_STATUS, TX_STATUS_PS);
973 n--;
974 }
975 }
976
977 DBG("%s: %d packets sent out\n", ag->dev->name, sent);
978
979 ag->dev->stats.tx_bytes += bytes_compl;
980 ag->dev->stats.tx_packets += sent;
981
982 if (!sent)
983 return 0;
984
985 netdev_completed_queue(ag->dev, sent, bytes_compl);
986 if ((ring->curr - ring->dirty) < (ring->size * 3) / 4)
987 netif_wake_queue(ag->dev);
988
989 return sent;
990 }
991
992 static int ag71xx_rx_packets(struct ag71xx *ag, int limit)
993 {
994 struct net_device *dev = ag->dev;
995 struct ag71xx_ring *ring = &ag->rx_ring;
996 int offset = ag71xx_buffer_offset(ag);
997 unsigned int pktlen_mask = ag->desc_pktlen_mask;
998 struct sk_buff_head queue;
999 struct sk_buff *skb;
1000 int done = 0;
1001
1002 DBG("%s: rx packets, limit=%d, curr=%u, dirty=%u\n",
1003 dev->name, limit, ring->curr, ring->dirty);
1004
1005 skb_queue_head_init(&queue);
1006
1007 while (done < limit) {
1008 unsigned int i = ring->curr % ring->size;
1009 struct ag71xx_desc *desc = ag71xx_ring_desc(ring, i);
1010 int pktlen;
1011 int err = 0;
1012
1013 if (ag71xx_desc_empty(desc))
1014 break;
1015
1016 if ((ring->dirty + ring->size) == ring->curr) {
1017 ag71xx_assert(0);
1018 break;
1019 }
1020
1021 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_PR);
1022
1023 pktlen = desc->ctrl & pktlen_mask;
1024 pktlen -= ETH_FCS_LEN;
1025
1026 dma_unmap_single(&dev->dev, ring->buf[i].dma_addr,
1027 ag->rx_buf_size, DMA_FROM_DEVICE);
1028
1029 dev->stats.rx_packets++;
1030 dev->stats.rx_bytes += pktlen;
1031
1032 skb = build_skb(ring->buf[i].rx_buf, ag71xx_buffer_size(ag));
1033 if (!skb) {
1034 skb_free_frag(ring->buf[i].rx_buf);
1035 goto next;
1036 }
1037
1038 skb_reserve(skb, offset);
1039 skb_put(skb, pktlen);
1040
1041 if (ag71xx_has_ar8216(ag))
1042 err = ag71xx_remove_ar8216_header(ag, skb, pktlen);
1043
1044 if (err) {
1045 dev->stats.rx_dropped++;
1046 kfree_skb(skb);
1047 } else {
1048 skb->dev = dev;
1049 skb->ip_summed = CHECKSUM_NONE;
1050 __skb_queue_tail(&queue, skb);
1051 }
1052
1053 next:
1054 ring->buf[i].rx_buf = NULL;
1055 done++;
1056
1057 ring->curr++;
1058 }
1059
1060 ag71xx_ring_rx_refill(ag);
1061
1062 while ((skb = __skb_dequeue(&queue)) != NULL) {
1063 skb->protocol = eth_type_trans(skb, dev);
1064 netif_receive_skb(skb);
1065 }
1066
1067 DBG("%s: rx finish, curr=%u, dirty=%u, done=%d\n",
1068 dev->name, ring->curr, ring->dirty, done);
1069
1070 return done;
1071 }
1072
1073 static int ag71xx_poll(struct napi_struct *napi, int limit)
1074 {
1075 struct ag71xx *ag = container_of(napi, struct ag71xx, napi);
1076 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
1077 struct net_device *dev = ag->dev;
1078 struct ag71xx_ring *rx_ring;
1079 unsigned long flags;
1080 u32 status;
1081 int tx_done;
1082 int rx_done;
1083
1084 pdata->ddr_flush();
1085 tx_done = ag71xx_tx_packets(ag, false);
1086
1087 DBG("%s: processing RX ring\n", dev->name);
1088 rx_done = ag71xx_rx_packets(ag, limit);
1089
1090 ag71xx_debugfs_update_napi_stats(ag, rx_done, tx_done);
1091
1092 rx_ring = &ag->rx_ring;
1093 if (rx_ring->buf[rx_ring->dirty % rx_ring->size].rx_buf == NULL)
1094 goto oom;
1095
1096 status = ag71xx_rr(ag, AG71XX_REG_RX_STATUS);
1097 if (unlikely(status & RX_STATUS_OF)) {
1098 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_OF);
1099 dev->stats.rx_fifo_errors++;
1100
1101 /* restart RX */
1102 ag71xx_wr(ag, AG71XX_REG_RX_CTRL, RX_CTRL_RXE);
1103 }
1104
1105 if (rx_done < limit) {
1106 if (status & RX_STATUS_PR)
1107 goto more;
1108
1109 status = ag71xx_rr(ag, AG71XX_REG_TX_STATUS);
1110 if (status & TX_STATUS_PS)
1111 goto more;
1112
1113 DBG("%s: disable polling mode, rx=%d, tx=%d,limit=%d\n",
1114 dev->name, rx_done, tx_done, limit);
1115
1116 napi_complete(napi);
1117
1118 /* enable interrupts */
1119 spin_lock_irqsave(&ag->lock, flags);
1120 ag71xx_int_enable(ag, AG71XX_INT_POLL);
1121 spin_unlock_irqrestore(&ag->lock, flags);
1122 return rx_done;
1123 }
1124
1125 more:
1126 DBG("%s: stay in polling mode, rx=%d, tx=%d, limit=%d\n",
1127 dev->name, rx_done, tx_done, limit);
1128 return limit;
1129
1130 oom:
1131 if (netif_msg_rx_err(ag))
1132 pr_info("%s: out of memory\n", dev->name);
1133
1134 mod_timer(&ag->oom_timer, jiffies + AG71XX_OOM_REFILL);
1135 napi_complete(napi);
1136 return 0;
1137 }
1138
1139 static irqreturn_t ag71xx_interrupt(int irq, void *dev_id)
1140 {
1141 struct net_device *dev = dev_id;
1142 struct ag71xx *ag = netdev_priv(dev);
1143 u32 status;
1144
1145 status = ag71xx_rr(ag, AG71XX_REG_INT_STATUS);
1146 ag71xx_dump_intr(ag, "raw", status);
1147
1148 if (unlikely(!status))
1149 return IRQ_NONE;
1150
1151 if (unlikely(status & AG71XX_INT_ERR)) {
1152 if (status & AG71XX_INT_TX_BE) {
1153 ag71xx_wr(ag, AG71XX_REG_TX_STATUS, TX_STATUS_BE);
1154 dev_err(&dev->dev, "TX BUS error\n");
1155 }
1156 if (status & AG71XX_INT_RX_BE) {
1157 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_BE);
1158 dev_err(&dev->dev, "RX BUS error\n");
1159 }
1160 }
1161
1162 if (likely(status & AG71XX_INT_POLL)) {
1163 ag71xx_int_disable(ag, AG71XX_INT_POLL);
1164 DBG("%s: enable polling mode\n", dev->name);
1165 napi_schedule(&ag->napi);
1166 }
1167
1168 ag71xx_debugfs_update_int_stats(ag, status);
1169
1170 return IRQ_HANDLED;
1171 }
1172
1173 #ifdef CONFIG_NET_POLL_CONTROLLER
1174 /*
1175 * Polling 'interrupt' - used by things like netconsole to send skbs
1176 * without having to re-enable interrupts. It's not called while
1177 * the interrupt routine is executing.
1178 */
1179 static void ag71xx_netpoll(struct net_device *dev)
1180 {
1181 disable_irq(dev->irq);
1182 ag71xx_interrupt(dev->irq, dev);
1183 enable_irq(dev->irq);
1184 }
1185 #endif
1186
1187 static int ag71xx_change_mtu(struct net_device *dev, int new_mtu)
1188 {
1189 struct ag71xx *ag = netdev_priv(dev);
1190 unsigned int max_frame_len;
1191
1192 max_frame_len = ag71xx_max_frame_len(new_mtu);
1193 if (new_mtu < 68 || max_frame_len > ag->max_frame_len)
1194 return -EINVAL;
1195
1196 if (netif_running(dev))
1197 return -EBUSY;
1198
1199 dev->mtu = new_mtu;
1200 return 0;
1201 }
1202
1203 static const struct net_device_ops ag71xx_netdev_ops = {
1204 .ndo_open = ag71xx_open,
1205 .ndo_stop = ag71xx_stop,
1206 .ndo_start_xmit = ag71xx_hard_start_xmit,
1207 .ndo_do_ioctl = ag71xx_do_ioctl,
1208 .ndo_tx_timeout = ag71xx_tx_timeout,
1209 .ndo_change_mtu = ag71xx_change_mtu,
1210 .ndo_set_mac_address = eth_mac_addr,
1211 .ndo_validate_addr = eth_validate_addr,
1212 #ifdef CONFIG_NET_POLL_CONTROLLER
1213 .ndo_poll_controller = ag71xx_netpoll,
1214 #endif
1215 };
1216
1217 static const char *ag71xx_get_phy_if_mode_name(phy_interface_t mode)
1218 {
1219 switch (mode) {
1220 case PHY_INTERFACE_MODE_MII:
1221 return "MII";
1222 case PHY_INTERFACE_MODE_GMII:
1223 return "GMII";
1224 case PHY_INTERFACE_MODE_RMII:
1225 return "RMII";
1226 case PHY_INTERFACE_MODE_RGMII:
1227 return "RGMII";
1228 case PHY_INTERFACE_MODE_SGMII:
1229 return "SGMII";
1230 default:
1231 break;
1232 }
1233
1234 return "unknown";
1235 }
1236
1237
1238 static int ag71xx_probe(struct platform_device *pdev)
1239 {
1240 struct net_device *dev;
1241 struct resource *res;
1242 struct ag71xx *ag;
1243 struct ag71xx_platform_data *pdata;
1244 int err;
1245
1246 pdata = pdev->dev.platform_data;
1247 if (!pdata) {
1248 dev_err(&pdev->dev, "no platform data specified\n");
1249 err = -ENXIO;
1250 goto err_out;
1251 }
1252
1253 if (pdata->mii_bus_dev == NULL && pdata->phy_mask) {
1254 dev_err(&pdev->dev, "no MII bus device specified\n");
1255 err = -EINVAL;
1256 goto err_out;
1257 }
1258
1259 dev = alloc_etherdev(sizeof(*ag));
1260 if (!dev) {
1261 dev_err(&pdev->dev, "alloc_etherdev failed\n");
1262 err = -ENOMEM;
1263 goto err_out;
1264 }
1265
1266 if (!pdata->max_frame_len || !pdata->desc_pktlen_mask)
1267 return -EINVAL;
1268
1269 SET_NETDEV_DEV(dev, &pdev->dev);
1270
1271 ag = netdev_priv(dev);
1272 ag->pdev = pdev;
1273 ag->dev = dev;
1274 ag->msg_enable = netif_msg_init(ag71xx_msg_level,
1275 AG71XX_DEFAULT_MSG_ENABLE);
1276 spin_lock_init(&ag->lock);
1277
1278 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "mac_base");
1279 if (!res) {
1280 dev_err(&pdev->dev, "no mac_base resource found\n");
1281 err = -ENXIO;
1282 goto err_out;
1283 }
1284
1285 ag->mac_base = ioremap_nocache(res->start, res->end - res->start + 1);
1286 if (!ag->mac_base) {
1287 dev_err(&pdev->dev, "unable to ioremap mac_base\n");
1288 err = -ENOMEM;
1289 goto err_free_dev;
1290 }
1291
1292 dev->irq = platform_get_irq(pdev, 0);
1293 err = request_irq(dev->irq, ag71xx_interrupt,
1294 0x0,
1295 dev->name, dev);
1296 if (err) {
1297 dev_err(&pdev->dev, "unable to request IRQ %d\n", dev->irq);
1298 goto err_unmap_base;
1299 }
1300
1301 dev->base_addr = (unsigned long)ag->mac_base;
1302 dev->netdev_ops = &ag71xx_netdev_ops;
1303 dev->ethtool_ops = &ag71xx_ethtool_ops;
1304
1305 INIT_WORK(&ag->restart_work, ag71xx_restart_work_func);
1306
1307 init_timer(&ag->oom_timer);
1308 ag->oom_timer.data = (unsigned long) dev;
1309 ag->oom_timer.function = ag71xx_oom_timer_handler;
1310
1311 ag->tx_ring.size = AG71XX_TX_RING_SIZE_DEFAULT;
1312 ag->rx_ring.size = AG71XX_RX_RING_SIZE_DEFAULT;
1313
1314 ag->max_frame_len = pdata->max_frame_len;
1315 ag->desc_pktlen_mask = pdata->desc_pktlen_mask;
1316
1317 if (!pdata->is_ar724x && !pdata->is_ar91xx) {
1318 ag->tx_ring.desc_split = AG71XX_TX_RING_SPLIT;
1319 ag->tx_ring.size *= AG71XX_TX_RING_DS_PER_PKT;
1320 }
1321
1322 ag->stop_desc = dma_alloc_coherent(NULL,
1323 sizeof(struct ag71xx_desc), &ag->stop_desc_dma, GFP_KERNEL);
1324
1325 if (!ag->stop_desc)
1326 goto err_free_irq;
1327
1328 ag->stop_desc->data = 0;
1329 ag->stop_desc->ctrl = 0;
1330 ag->stop_desc->next = (u32) ag->stop_desc_dma;
1331
1332 memcpy(dev->dev_addr, pdata->mac_addr, ETH_ALEN);
1333
1334 netif_napi_add(dev, &ag->napi, ag71xx_poll, AG71XX_NAPI_WEIGHT);
1335
1336 ag71xx_dump_regs(ag);
1337
1338 ag71xx_hw_init(ag);
1339
1340 ag71xx_dump_regs(ag);
1341
1342 err = ag71xx_phy_connect(ag);
1343 if (err)
1344 goto err_free_desc;
1345
1346 err = ag71xx_debugfs_init(ag);
1347 if (err)
1348 goto err_phy_disconnect;
1349
1350 platform_set_drvdata(pdev, dev);
1351
1352 err = register_netdev(dev);
1353 if (err) {
1354 dev_err(&pdev->dev, "unable to register net device\n");
1355 goto err_debugfs_exit;
1356 }
1357
1358 pr_info("%s: Atheros AG71xx at 0x%08lx, irq %d, mode:%s\n",
1359 dev->name, dev->base_addr, dev->irq,
1360 ag71xx_get_phy_if_mode_name(pdata->phy_if_mode));
1361
1362 return 0;
1363
1364 err_debugfs_exit:
1365 ag71xx_debugfs_exit(ag);
1366 err_phy_disconnect:
1367 ag71xx_phy_disconnect(ag);
1368 err_free_desc:
1369 dma_free_coherent(NULL, sizeof(struct ag71xx_desc), ag->stop_desc,
1370 ag->stop_desc_dma);
1371 err_free_irq:
1372 free_irq(dev->irq, dev);
1373 err_unmap_base:
1374 iounmap(ag->mac_base);
1375 err_free_dev:
1376 kfree(dev);
1377 err_out:
1378 platform_set_drvdata(pdev, NULL);
1379 return err;
1380 }
1381
1382 static int ag71xx_remove(struct platform_device *pdev)
1383 {
1384 struct net_device *dev = platform_get_drvdata(pdev);
1385
1386 if (dev) {
1387 struct ag71xx *ag = netdev_priv(dev);
1388
1389 ag71xx_debugfs_exit(ag);
1390 ag71xx_phy_disconnect(ag);
1391 unregister_netdev(dev);
1392 free_irq(dev->irq, dev);
1393 iounmap(ag->mac_base);
1394 kfree(dev);
1395 platform_set_drvdata(pdev, NULL);
1396 }
1397
1398 return 0;
1399 }
1400
1401 static struct platform_driver ag71xx_driver = {
1402 .probe = ag71xx_probe,
1403 .remove = ag71xx_remove,
1404 .driver = {
1405 .name = AG71XX_DRV_NAME,
1406 }
1407 };
1408
1409 static int __init ag71xx_module_init(void)
1410 {
1411 int ret;
1412
1413 ret = ag71xx_debugfs_root_init();
1414 if (ret)
1415 goto err_out;
1416
1417 ret = ag71xx_mdio_driver_init();
1418 if (ret)
1419 goto err_debugfs_exit;
1420
1421 ret = platform_driver_register(&ag71xx_driver);
1422 if (ret)
1423 goto err_mdio_exit;
1424
1425 return 0;
1426
1427 err_mdio_exit:
1428 ag71xx_mdio_driver_exit();
1429 err_debugfs_exit:
1430 ag71xx_debugfs_root_exit();
1431 err_out:
1432 return ret;
1433 }
1434
1435 static void __exit ag71xx_module_exit(void)
1436 {
1437 platform_driver_unregister(&ag71xx_driver);
1438 ag71xx_mdio_driver_exit();
1439 ag71xx_debugfs_root_exit();
1440 }
1441
1442 module_init(ag71xx_module_init);
1443 module_exit(ag71xx_module_exit);
1444
1445 MODULE_VERSION(AG71XX_DRV_VERSION);
1446 MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
1447 MODULE_AUTHOR("Imre Kaloz <kaloz@openwrt.org>");
1448 MODULE_LICENSE("GPL v2");
1449 MODULE_ALIAS("platform:" AG71XX_DRV_NAME);
Staging tree of Christian Lamparter