projects / openwrt / staging / chunkeey.git / blob
? search:


296e7ba9e353f33fad4647cbbf5c556db187218a
[openwrt/staging/chunkeey.git] / target / linux / ipq806x / files-4.9 / arch / arm / boot / dts / qcom-ipq8064.dtsi
1 /dts-v1/;
2
3 #include "skeleton.dtsi"
4 #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
5 #include <dt-bindings/mfd/qcom-rpm.h>
6 #include <dt-bindings/clock/qcom,rpmcc.h>
7 #include <dt-bindings/clock/qcom,lcc-ipq806x.h>
8 #include <dt-bindings/soc/qcom,gsbi.h>
9 #include <dt-bindings/reset/qcom,gcc-ipq806x.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/gpio/gpio.h>
12
13 / {
14 model = "Qualcomm IPQ8064";
15 compatible = "qcom,ipq8064";
16 interrupt-parent = <&intc>;
17
18 cpus {
19 #address-cells = <1>;
20 #size-cells = <0>;
21
22 cpu0: cpu@0 {
23 compatible = "qcom,krait";
24 enable-method = "qcom,kpss-acc-v1";
25 device_type = "cpu";
26 reg = <0>;
27 next-level-cache = <&L2>;
28 qcom,acc = <&acc0>;
29 qcom,saw = <&saw0>;
30 clocks = <&kraitcc 0>, <&kraitcc 4>;
31 clock-names = "cpu", "l2";
32 clock-latency = <100000>;
33 cpu-supply = <&smb208_s2a>;
34 voltage-tolerance = <5>;
35 cooling-min-state = <0>;
36 cooling-max-state = <10>;
37 #cooling-cells = <2>;
38 cpu-idle-states = <&CPU_SPC>;
39 };
40
41 cpu1: cpu@1 {
42 compatible = "qcom,krait";
43 enable-method = "qcom,kpss-acc-v1";
44 device_type = "cpu";
45 reg = <1>;
46 next-level-cache = <&L2>;
47 qcom,acc = <&acc1>;
48 qcom,saw = <&saw1>;
49 clocks = <&kraitcc 1>, <&kraitcc 4>;
50 clock-names = "cpu", "l2";
51 clock-latency = <100000>;
52 cpu-supply = <&smb208_s2b>;
53 cooling-min-state = <0>;
54 cooling-max-state = <10>;
55 #cooling-cells = <2>;
56 cpu-idle-states = <&CPU_SPC>;
57 };
58
59 L2: l2-cache {
60 compatible = "cache";
61 cache-level = <2>;
62 qcom,saw = <&saw_l2>;
63 };
64
65 qcom,l2 {
66 qcom,l2-rates = <384000000 1000000000 1200000000>;
67 };
68
69 idle-states {
70 CPU_SPC: spc {
71 compatible = "qcom,idle-state-spc",
72 "arm,idle-state";
73 entry-latency-us = <400>;
74 exit-latency-us = <900>;
75 min-residency-us = <3000>;
76 };
77 };
78 };
79
80 thermal-zones {
81 tsens_tz_sensor0 {
82 polling-delay-passive = <0>;
83 polling-delay = <0>;
84 thermal-sensors = <&tsens 0>;
85
86 trips {
87 cpu-critical-hi {
88 temperature = <125000>;
89 hysteresis = <2000>;
90 type = "critical_high";
91 };
92
93 cpu-config-hi {
94 temperature = <105000>;
95 hysteresis = <2000>;
96 type = "configurable_hi";
97 };
98
99 cpu-config-lo {
100 temperature = <95000>;
101 hysteresis = <2000>;
102 type = "configurable_lo";
103 };
104
105 cpu-critical-low {
106 temperature = <0>;
107 hysteresis = <2000>;
108 type = "critical_low";
109 };
110 };
111 };
112
113 tsens_tz_sensor1 {
114 polling-delay-passive = <0>;
115 polling-delay = <0>;
116 thermal-sensors = <&tsens 1>;
117
118 trips {
119 cpu-critical-hi {
120 temperature = <125000>;
121 hysteresis = <2000>;
122 type = "critical_high";
123 };
124
125 cpu-config-hi {
126 temperature = <105000>;
127 hysteresis = <2000>;
128 type = "configurable_hi";
129 };
130
131 cpu-config-lo {
132 temperature = <95000>;
133 hysteresis = <2000>;
134 type = "configurable_lo";
135 };
136
137 cpu-critical-low {
138 temperature = <0>;
139 hysteresis = <2000>;
140 type = "critical_low";
141 };
142 };
143 };
144
145 tsens_tz_sensor2 {
146 polling-delay-passive = <0>;
147 polling-delay = <0>;
148 thermal-sensors = <&tsens 2>;
149
150 trips {
151 cpu-critical-hi {
152 temperature = <125000>;
153 hysteresis = <2000>;
154 type = "critical_high";
155 };
156
157 cpu-config-hi {
158 temperature = <105000>;
159 hysteresis = <2000>;
160 type = "configurable_hi";
161 };
162
163 cpu-config-lo {
164 temperature = <95000>;
165 hysteresis = <2000>;
166 type = "configurable_lo";
167 };
168
169 cpu-critical-low {
170 temperature = <0>;
171 hysteresis = <2000>;
172 type = "critical_low";
173 };
174 };
175 };
176
177 tsens_tz_sensor3 {
178 polling-delay-passive = <0>;
179 polling-delay = <0>;
180 thermal-sensors = <&tsens 3>;
181
182 trips {
183 cpu-critical-hi {
184 temperature = <125000>;
185 hysteresis = <2000>;
186 type = "critical_high";
187 };
188
189 cpu-config-hi {
190 temperature = <105000>;
191 hysteresis = <2000>;
192 type = "configurable_hi";
193 };
194
195 cpu-config-lo {
196 temperature = <95000>;
197 hysteresis = <2000>;
198 type = "configurable_lo";
199 };
200
201 cpu-critical-low {
202 temperature = <0>;
203 hysteresis = <2000>;
204 type = "critical_low";
205 };
206 };
207 };
208
209 tsens_tz_sensor4 {
210 polling-delay-passive = <0>;
211 polling-delay = <0>;
212 thermal-sensors = <&tsens 4>;
213
214 trips {
215 cpu-critical-hi {
216 temperature = <125000>;
217 hysteresis = <2000>;
218 type = "critical_high";
219 };
220
221 cpu-config-hi {
222 temperature = <105000>;
223 hysteresis = <2000>;
224 type = "configurable_hi";
225 };
226
227 cpu-config-lo {
228 temperature = <95000>;
229 hysteresis = <2000>;
230 type = "configurable_lo";
231 };
232
233 cpu-critical-low {
234 temperature = <0>;
235 hysteresis = <2000>;
236 type = "critical_low";
237 };
238 };
239 };
240
241 tsens_tz_sensor5 {
242 polling-delay-passive = <0>;
243 polling-delay = <0>;
244 thermal-sensors = <&tsens 5>;
245
246 trips {
247 cpu-critical-hi {
248 temperature = <125000>;
249 hysteresis = <2000>;
250 type = "critical_high";
251 };
252
253 cpu-config-hi {
254 temperature = <105000>;
255 hysteresis = <2000>;
256 type = "configurable_hi";
257 };
258
259 cpu-config-lo {
260 temperature = <95000>;
261 hysteresis = <2000>;
262 type = "configurable_lo";
263 };
264
265 cpu-critical-low {
266 temperature = <0>;
267 hysteresis = <2000>;
268 type = "critical_low";
269 };
270 };
271 };
272
273 tsens_tz_sensor6 {
274 polling-delay-passive = <0>;
275 polling-delay = <0>;
276 thermal-sensors = <&tsens 6>;
277
278 trips {
279 cpu-critical-hi {
280 temperature = <125000>;
281 hysteresis = <2000>;
282 type = "critical_high";
283 };
284
285 cpu-config-hi {
286 temperature = <105000>;
287 hysteresis = <2000>;
288 type = "configurable_hi";
289 };
290
291 cpu-config-lo {
292 temperature = <95000>;
293 hysteresis = <2000>;
294 type = "configurable_lo";
295 };
296
297 cpu-critical-low {
298 temperature = <0>;
299 hysteresis = <2000>;
300 type = "critical_low";
301 };
302 };
303 };
304
305 tsens_tz_sensor7 {
306 polling-delay-passive = <0>;
307 polling-delay = <0>;
308 thermal-sensors = <&tsens 7>;
309
310 trips {
311 cpu-critical-hi {
312 temperature = <125000>;
313 hysteresis = <2000>;
314 type = "critical_high";
315 };
316
317 cpu-config-hi {
318 temperature = <105000>;
319 hysteresis = <2000>;
320 type = "configurable_hi";
321 };
322
323 cpu-config-lo {
324 temperature = <95000>;
325 hysteresis = <2000>;
326 type = "configurable_lo";
327 };
328
329 cpu-critical-low {
330 temperature = <0>;
331 hysteresis = <2000>;
332 type = "critical_low";
333 };
334 };
335 };
336
337 tsens_tz_sensor8 {
338 polling-delay-passive = <0>;
339 polling-delay = <0>;
340 thermal-sensors = <&tsens 8>;
341
342 trips {
343 cpu-critical-hi {
344 temperature = <125000>;
345 hysteresis = <2000>;
346 type = "critical_high";
347 };
348
349 cpu-config-hi {
350 temperature = <105000>;
351 hysteresis = <2000>;
352 type = "configurable_hi";
353 };
354
355 cpu-config-lo {
356 temperature = <95000>;
357 hysteresis = <2000>;
358 type = "configurable_lo";
359 };
360
361 cpu-critical-low {
362 temperature = <0>;
363 hysteresis = <2000>;
364 type = "critical_low";
365 };
366 };
367 };
368
369 tsens_tz_sensor9 {
370 polling-delay-passive = <0>;
371 polling-delay = <0>;
372 thermal-sensors = <&tsens 9>;
373
374 trips {
375 cpu-critical-hi {
376 temperature = <125000>;
377 hysteresis = <2000>;
378 type = "critical_high";
379 };
380
381 cpu-config-hi {
382 temperature = <105000>;
383 hysteresis = <2000>;
384 type = "configurable_hi";
385 };
386
387 cpu-config-lo {
388 temperature = <95000>;
389 hysteresis = <2000>;
390 type = "configurable_lo";
391 };
392
393 cpu-critical-low {
394 temperature = <0>;
395 hysteresis = <2000>;
396 type = "critical_low";
397 };
398 };
399 };
400
401 tsens_tz_sensor10 {
402 polling-delay-passive = <0>;
403 polling-delay = <0>;
404 thermal-sensors = <&tsens 10>;
405
406 trips {
407 cpu-critical-hi {
408 temperature = <125000>;
409 hysteresis = <2000>;
410 type = "critical_high";
411 };
412
413 cpu-config-hi {
414 temperature = <105000>;
415 hysteresis = <2000>;
416 type = "configurable_hi";
417 };
418
419 cpu-config-lo {
420 temperature = <95000>;
421 hysteresis = <2000>;
422 type = "configurable_lo";
423 };
424
425 cpu-critical-low {
426 temperature = <0>;
427 hysteresis = <2000>;
428 type = "critical_low";
429 };
430 };
431 };
432 };
433
434 cpu-pmu {
435 compatible = "qcom,krait-pmu";
436 interrupts = <1 10 0x304>;
437 };
438
439 reserved-memory {
440 #address-cells = <1>;
441 #size-cells = <1>;
442 ranges;
443
444 nss@40000000 {
445 reg = <0x40000000 0x1000000>;
446 no-map;
447 };
448
449 smem: smem@41000000 {
450 reg = <0x41000000 0x200000>;
451 no-map;
452 };
453 };
454
455 clocks {
456 cxo_board {
457 compatible = "fixed-clock";
458 #clock-cells = <0>;
459 clock-frequency = <25000000>;
460 };
461
462 pxo_board {
463 compatible = "fixed-clock";
464 #clock-cells = <0>;
465 clock-frequency = <25000000>;
466 };
467
468 sleep_clk: sleep_clk {
469 compatible = "fixed-clock";
470 clock-frequency = <32768>;
471 #clock-cells = <0>;
472 };
473 };
474
475 firmware {
476 scm {
477 compatible = "qcom,scm-ipq806x";
478 };
479 };
480
481 kraitcc: clock-controller {
482 compatible = "qcom,krait-cc-v1";
483 #clock-cells = <1>;
484 };
485
486 qcom,pvs {
487 qcom,pvs-format-a;
488 qcom,speed0-pvs0-bin-v0 =
489 < 1400000000 1250000 >,
490 < 1200000000 1200000 >,
491 < 1000000000 1150000 >,
492 < 800000000 1100000 >,
493 < 600000000 1050000 >,
494 < 384000000 1000000 >;
495
496 qcom,speed0-pvs1-bin-v0 =
497 < 1400000000 1175000 >,
498 < 1200000000 1125000 >,
499 < 1000000000 1075000 >,
500 < 800000000 1025000 >,
501 < 600000000 975000 >,
502 < 384000000 925000 >;
503
504 qcom,speed0-pvs2-bin-v0 =
505 < 1400000000 1125000 >,
506 < 1200000000 1075000 >,
507 < 1000000000 1025000 >,
508 < 800000000 995000 >,
509 < 600000000 925000 >,
510 < 384000000 875000 >;
511
512 qcom,speed0-pvs3-bin-v0 =
513 < 1400000000 1050000 >,
514 < 1200000000 1000000 >,
515 < 1000000000 950000 >,
516 < 800000000 900000 >,
517 < 600000000 850000 >,
518 < 384000000 800000 >;
519 };
520
521 soc: soc {
522 #address-cells = <1>;
523 #size-cells = <1>;
524 ranges;
525 compatible = "simple-bus";
526
527 lpass@28100000 {
528 compatible = "qcom,lpass-cpu";
529 status = "disabled";
530 clocks = <&lcc AHBIX_CLK>,
531 <&lcc MI2S_OSR_CLK>,
532 <&lcc MI2S_BIT_CLK>;
533 clock-names = "ahbix-clk",
534 "mi2s-osr-clk",
535 "mi2s-bit-clk";
536 interrupts = <0 85 1>;
537 interrupt-names = "lpass-irq-lpaif";
538 reg = <0x28100000 0x10000>;
539 reg-names = "lpass-lpaif";
540 };
541
542 qfprom: qfprom@700000 {
543 compatible = "qcom,qfprom", "syscon";
544 reg = <0x700000 0x1000>;
545 #address-cells = <1>;
546 #size-cells = <1>;
547 status = "okay";
548 tsens_calib: calib@400 {
549 reg = <0x400 0x10>;
550 };
551 tsens_backup: backup@410 {
552 reg = <0x410 0x10>;
553 };
554 };
555
556 rpm@108000 {
557 compatible = "qcom,rpm-ipq8064";
558 reg = <0x108000 0x1000>;
559 qcom,ipc = <&l2cc 0x8 2>;
560
561 interrupts = <0 19 0>,
562 <0 21 0>,
563 <0 22 0>;
564 interrupt-names = "ack",
565 "err",
566 "wakeup";
567
568 clocks = <&gcc RPM_MSG_RAM_H_CLK>;
569 clock-names = "ram";
570
571 #address-cells = <1>;
572 #size-cells = <0>;
573
574 rpmcc: clock-controller {
575 compatible = "qcom,rpmcc-ipq806x", "qcom,rpmcc";
576 #clock-cells = <1>;
577 };
578
579 regulators {
580 compatible = "qcom,rpm-smb208-regulators";
581
582 smb208_s1a: s1a {
583 regulator-min-microvolt = <1050000>;
584 regulator-max-microvolt = <1150000>;
585
586 qcom,switch-mode-frequency = <1200000>;
587
588 };
589
590 smb208_s1b: s1b {
591 regulator-min-microvolt = <1050000>;
592 regulator-max-microvolt = <1150000>;
593
594 qcom,switch-mode-frequency = <1200000>;
595 };
596
597 smb208_s2a: s2a {
598 regulator-min-microvolt = < 800000>;
599 regulator-max-microvolt = <1250000>;
600
601 qcom,switch-mode-frequency = <1200000>;
602 };
603
604 smb208_s2b: s2b {
605 regulator-min-microvolt = < 800000>;
606 regulator-max-microvolt = <1250000>;
607
608 qcom,switch-mode-frequency = <1200000>;
609 };
610 };
611 };
612
613 rng@1a500000 {
614 compatible = "qcom,prng";
615 reg = <0x1a500000 0x200>;
616 clocks = <&gcc PRNG_CLK>;
617 clock-names = "core";
618 };
619
620 qcom_pinmux: pinmux@800000 {
621 compatible = "qcom,ipq8064-pinctrl";
622 reg = <0x800000 0x4000>;
623
624 gpio-controller;
625 #gpio-cells = <2>;
626 interrupt-controller;
627 #interrupt-cells = <2>;
628 interrupts = <0 16 0x4>;
629
630 pcie0_pins: pcie0_pinmux {
631 mux {
632 pins = "gpio3";
633 function = "pcie1_rst";
634 drive-strength = <2>;
635 bias-disable;
636 };
637 };
638
639 pcie1_pins: pcie1_pinmux {
640 mux {
641 pins = "gpio48";
642 function = "pcie2_rst";
643 drive-strength = <2>;
644 bias-disable;
645 };
646 };
647
648 pcie2_pins: pcie2_pinmux {
649 mux {
650 pins = "gpio63";
651 function = "pcie3_rst";
652 drive-strength = <2>;
653 bias-disable;
654 output-low;
655 };
656 };
657 };
658
659 intc: interrupt-controller@2000000 {
660 compatible = "qcom,msm-qgic2";
661 interrupt-controller;
662 #interrupt-cells = <3>;
663 reg = <0x02000000 0x1000>,
664 <0x02002000 0x1000>;
665 };
666
667 timer@200a000 {
668 compatible = "qcom,kpss-timer", "qcom,msm-timer";
669 interrupts = <1 1 0x301>,
670 <1 2 0x301>,
671 <1 3 0x301>,
672 <1 4 0x301>,
673 <1 5 0x301>;
674 reg = <0x0200a000 0x100>;
675 clock-frequency = <25000000>,
676 <32768>;
677 clocks = <&sleep_clk>;
678 clock-names = "sleep";
679 cpu-offset = <0x80000>;
680 };
681
682 acc0: clock-controller@2088000 {
683 compatible = "qcom,kpss-acc-v1";
684 reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
685 clock-output-names = "acpu0_aux";
686 };
687
688 acc1: clock-controller@2098000 {
689 compatible = "qcom,kpss-acc-v1";
690 reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
691 clock-output-names = "acpu1_aux";
692 };
693
694 l2cc: clock-controller@2011000 {
695 compatible = "qcom,kpss-gcc", "syscon";
696 reg = <0x2011000 0x1000>;
697 clock-output-names = "acpu_l2_aux";
698 };
699
700 saw0: regulator@2089000 {
701 compatible = "qcom,saw2", "syscon";
702 reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
703 regulator;
704 };
705
706 saw1: regulator@2099000 {
707 compatible = "qcom,saw2", "syscon";
708 reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
709 regulator;
710 };
711
712 saw_l2: regulator@02012000 {
713 compatible = "qcom,saw2", "syscon";
714 reg = <0x02012000 0x1000>;
715 regulator;
716 };
717
718 sic_non_secure: sic-non-secure@12100000 {
719 compatible = "syscon";
720 reg = <0x12100000 0x10000>;
721 };
722
723 gsbi2: gsbi@12480000 {
724 compatible = "qcom,gsbi-v1.0.0";
725 cell-index = <2>;
726 reg = <0x12480000 0x100>;
727 clocks = <&gcc GSBI2_H_CLK>;
728 clock-names = "iface";
729 #address-cells = <1>;
730 #size-cells = <1>;
731 ranges;
732 status = "disabled";
733
734 syscon-tcsr = <&tcsr>;
735
736 uart2: serial@12490000 {
737 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
738 reg = <0x12490000 0x1000>,
739 <0x12480000 0x1000>;
740 interrupts = <0 195 0x0>;
741 clocks = <&gcc GSBI2_UART_CLK>, <&gcc GSBI2_H_CLK>;
742 clock-names = "core", "iface";
743 status = "disabled";
744 };
745
746 i2c@124a0000 {
747 compatible = "qcom,i2c-qup-v1.1.1";
748 reg = <0x124a0000 0x1000>;
749 interrupts = <0 196 0>;
750
751 clocks = <&gcc GSBI2_QUP_CLK>, <&gcc GSBI2_H_CLK>;
752 clock-names = "core", "iface";
753 status = "disabled";
754
755 #address-cells = <1>;
756 #size-cells = <0>;
757 };
758
759 };
760
761 gsbi4: gsbi@16300000 {
762 compatible = "qcom,gsbi-v1.0.0";
763 cell-index = <4>;
764 reg = <0x16300000 0x100>;
765 clocks = <&gcc GSBI4_H_CLK>;
766 clock-names = "iface";
767 #address-cells = <1>;
768 #size-cells = <1>;
769 ranges;
770 status = "disabled";
771
772 syscon-tcsr = <&tcsr>;
773
774 gsbi4_serial: serial@16340000 {
775 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
776 reg = <0x16340000 0x1000>,
777 <0x16300000 0x1000>;
778 interrupts = <0 152 0x0>;
779 clocks = <&gcc GSBI4_UART_CLK>, <&gcc GSBI4_H_CLK>;
780 clock-names = "core", "iface";
781 status = "disabled";
782 };
783
784 i2c@16380000 {
785 compatible = "qcom,i2c-qup-v1.1.1";
786 reg = <0x16380000 0x1000>;
787 interrupts = <0 153 0>;
788
789 clocks = <&gcc GSBI4_QUP_CLK>, <&gcc GSBI4_H_CLK>;
790 clock-names = "core", "iface";
791 status = "disabled";
792
793 #address-cells = <1>;
794 #size-cells = <0>;
795 };
796 };
797
798 gsbi5: gsbi@1a200000 {
799 compatible = "qcom,gsbi-v1.0.0";
800 cell-index = <5>;
801 reg = <0x1a200000 0x100>;
802 clocks = <&gcc GSBI5_H_CLK>;
803 clock-names = "iface";
804 #address-cells = <1>;
805 #size-cells = <1>;
806 ranges;
807 status = "disabled";
808
809 syscon-tcsr = <&tcsr>;
810
811 uart5: serial@1a240000 {
812 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
813 reg = <0x1a240000 0x1000>,
814 <0x1a200000 0x1000>;
815 interrupts = <0 154 0x0>;
816 clocks = <&gcc GSBI5_UART_CLK>, <&gcc GSBI5_H_CLK>;
817 clock-names = "core", "iface";
818 status = "disabled";
819 };
820
821 i2c@1a280000 {
822 compatible = "qcom,i2c-qup-v1.1.1";
823 reg = <0x1a280000 0x1000>;
824 interrupts = <0 155 0>;
825
826 clocks = <&gcc GSBI5_QUP_CLK>, <&gcc GSBI5_H_CLK>;
827 clock-names = "core", "iface";
828 status = "disabled";
829
830 #address-cells = <1>;
831 #size-cells = <0>;
832 };
833
834 spi@1a280000 {
835 compatible = "qcom,spi-qup-v1.1.1";
836 reg = <0x1a280000 0x1000>;
837 interrupts = <0 155 0>;
838
839 clocks = <&gcc GSBI5_QUP_CLK>, <&gcc GSBI5_H_CLK>;
840 clock-names = "core", "iface";
841 status = "disabled";
842
843 #address-cells = <1>;
844 #size-cells = <0>;
845 };
846 };
847
848 sata_phy: sata-phy@1b400000 {
849 compatible = "qcom,ipq806x-sata-phy";
850 reg = <0x1b400000 0x200>;
851
852 clocks = <&gcc SATA_PHY_CFG_CLK>;
853 clock-names = "cfg";
854
855 #phy-cells = <0>;
856 status = "disabled";
857 };
858
859 sata@29000000 {
860 compatible = "qcom,ipq806x-ahci", "generic-ahci";
861 reg = <0x29000000 0x180>;
862
863 interrupts = <0 209 0x0>;
864
865 clocks = <&gcc SFAB_SATA_S_H_CLK>,
866 <&gcc SATA_H_CLK>,
867 <&gcc SATA_A_CLK>,
868 <&gcc SATA_RXOOB_CLK>,
869 <&gcc SATA_PMALIVE_CLK>;
870 clock-names = "slave_face", "iface", "core",
871 "rxoob", "pmalive";
872
873 assigned-clocks = <&gcc SATA_RXOOB_CLK>, <&gcc SATA_PMALIVE_CLK>;
874 assigned-clock-rates = <100000000>, <100000000>;
875
876 phys = <&sata_phy>;
877 phy-names = "sata-phy";
878 status = "disabled";
879 };
880
881 qcom,ssbi@500000 {
882 compatible = "qcom,ssbi";
883 reg = <0x00500000 0x1000>;
884 qcom,controller-type = "pmic-arbiter";
885 };
886
887 gcc: clock-controller@900000 {
888 compatible = "qcom,gcc-ipq8064";
889 reg = <0x00900000 0x4000>;
890 #clock-cells = <1>;
891 #reset-cells = <1>;
892 #power-domain-cells = <1>;
893 };
894
895 tsens: thermal-sensor@900000 {
896 compatible = "qcom,ipq8064-tsens";
897 reg = <0x900000 0x3680>;
898 nvmem-cells = <&tsens_calib>, <&tsens_backup>;
899 nvmem-cell-names = "calib", "calib_backup";
900 interrupts = <0 178 0>;
901 #thermal-sensor-cells = <1>;
902 };
903
904 tcsr: syscon@1a400000 {
905 compatible = "qcom,tcsr-ipq8064", "syscon";
906 reg = <0x1a400000 0x100>;
907 };
908
909 lcc: clock-controller@28000000 {
910 compatible = "qcom,lcc-ipq8064";
911 reg = <0x28000000 0x1000>;
912 #clock-cells = <1>;
913 #reset-cells = <1>;
914 };
915
916 sfpb_mutex_block: syscon@1200600 {
917 compatible = "syscon";
918 reg = <0x01200600 0x100>;
919 };
920
921 hs_phy_1: phy@110f8800 {
922 compatible = "qcom,dwc3-hs-usb-phy";
923 reg = <0x110f8800 0x30>;
924 clocks = <&gcc USB30_1_UTMI_CLK>;
925 clock-names = "ref";
926 #phy-cells = <0>;
927
928 status = "disabled";
929 };
930
931 ss_phy_1: phy@110f8830 {
932 compatible = "qcom,dwc3-ss-usb-phy";
933 reg = <0x110f8830 0x30>;
934 clocks = <&gcc USB30_1_MASTER_CLK>;
935 clock-names = "ref";
936 #phy-cells = <0>;
937
938 status = "disabled";
939 };
940
941 hs_phy_0: phy@100f8800 {
942 compatible = "qcom,dwc3-hs-usb-phy";
943 reg = <0x100f8800 0x30>;
944 clocks = <&gcc USB30_0_UTMI_CLK>;
945 clock-names = "ref";
946 #phy-cells = <0>;
947
948 status = "disabled";
949 };
950
951 ss_phy_0: phy@100f8830 {
952 compatible = "qcom,dwc3-ss-usb-phy";
953 reg = <0x100f8830 0x30>;
954 clocks = <&gcc USB30_0_MASTER_CLK>;
955 clock-names = "ref";
956 #phy-cells = <0>;
957
958 status = "disabled";
959 };
960
961 usb3_0: usb30@0 {
962 compatible = "qcom,dwc3";
963 #address-cells = <1>;
964 #size-cells = <1>;
965 clocks = <&gcc USB30_0_MASTER_CLK>;
966 clock-names = "core";
967
968 ranges;
969
970 status = "disabled";
971
972 dwc3@10000000 {
973 compatible = "snps,dwc3";
974 reg = <0x10000000 0xcd00>;
975 interrupts = <0 205 0x4>;
976 phys = <&hs_phy_0>, <&ss_phy_0>;
977 phy-names = "usb2-phy", "usb3-phy";
978 dr_mode = "host";
979 snps,dis_u3_susphy_quirk;
980 };
981 };
982
983 usb3_1: usb30@1 {
984 compatible = "qcom,dwc3";
985 #address-cells = <1>;
986 #size-cells = <1>;
987 clocks = <&gcc USB30_1_MASTER_CLK>;
988 clock-names = "core";
989
990 ranges;
991
992 status = "disabled";
993
994 dwc3@11000000 {
995 compatible = "snps,dwc3";
996 reg = <0x11000000 0xcd00>;
997 interrupts = <0 110 0x4>;
998 phys = <&hs_phy_1>, <&ss_phy_1>;
999 phy-names = "usb2-phy", "usb3-phy";
1000 dr_mode = "host";
1001 snps,dis_u3_susphy_quirk;
1002 };
1003 };
1004
1005 pcie0: pci@1b500000 {
1006 compatible = "qcom,pcie-ipq8064";
1007 reg = <0x1b500000 0x1000
1008 0x1b502000 0x80
1009 0x1b600000 0x100
1010 0x0ff00000 0x100000>;
1011 reg-names = "dbi", "elbi", "parf", "config";
1012 device_type = "pci";
1013 linux,pci-domain = <0>;
1014 bus-range = <0x00 0xff>;
1015 num-lanes = <1>;
1016 #address-cells = <3>;
1017 #size-cells = <2>;
1018
1019 ranges = <0x81000000 0 0x0fe00000 0x0fe00000 0 0x00100000 /* downstream I/O */
1020 0x82000000 0 0x08000000 0x08000000 0 0x07e00000>; /* non-prefetchable memory */
1021
1022 interrupts = <GIC_SPI 35 IRQ_TYPE_NONE>;
1023 interrupt-names = "msi";
1024 #interrupt-cells = <1>;
1025 interrupt-map-mask = <0 0 0 0x7>;
1026 interrupt-map = <0 0 0 1 &intc 0 36 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
1027 <0 0 0 2 &intc 0 37 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
1028 <0 0 0 3 &intc 0 38 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
1029 <0 0 0 4 &intc 0 39 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
1030
1031 clocks = <&gcc PCIE_A_CLK>,
1032 <&gcc PCIE_H_CLK>,
1033 <&gcc PCIE_PHY_CLK>,
1034 <&gcc PCIE_AUX_CLK>,
1035 <&gcc PCIE_ALT_REF_CLK>;
1036 clock-names = "core", "iface", "phy", "aux", "ref";
1037
1038 assigned-clocks = <&gcc PCIE_ALT_REF_CLK>;
1039 assigned-clock-rates = <100000000>;
1040
1041 resets = <&gcc PCIE_ACLK_RESET>,
1042 <&gcc PCIE_HCLK_RESET>,
1043 <&gcc PCIE_POR_RESET>,
1044 <&gcc PCIE_PCI_RESET>,
1045 <&gcc PCIE_PHY_RESET>,
1046 <&gcc PCIE_EXT_RESET>;
1047 reset-names = "axi", "ahb", "por", "pci", "phy", "ext";
1048
1049 pinctrl-0 = <&pcie0_pins>;
1050 pinctrl-names = "default";
1051
1052 perst-gpios = <&qcom_pinmux 3 GPIO_ACTIVE_LOW>;
1053
1054 status = "disabled";
1055 };
1056
1057 pcie1: pci@1b700000 {
1058 compatible = "qcom,pcie-ipq8064";
1059 reg = <0x1b700000 0x1000
1060 0x1b702000 0x80
1061 0x1b800000 0x100
1062 0x31f00000 0x100000>;
1063 reg-names = "dbi", "elbi", "parf", "config";
1064 device_type = "pci";
1065 linux,pci-domain = <1>;
1066 bus-range = <0x00 0xff>;
1067 num-lanes = <1>;
1068 #address-cells = <3>;
1069 #size-cells = <2>;
1070
1071 ranges = <0x81000000 0 0x31e00000 0x31e00000 0 0x00100000 /* downstream I/O */
1072 0x82000000 0 0x2e000000 0x2e000000 0 0x03e00000>; /* non-prefetchable memory */
1073
1074 interrupts = <GIC_SPI 57 IRQ_TYPE_NONE>;
1075 interrupt-names = "msi";
1076 #interrupt-cells = <1>;
1077 interrupt-map-mask = <0 0 0 0x7>;
1078 interrupt-map = <0 0 0 1 &intc 0 58 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
1079 <0 0 0 2 &intc 0 59 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
1080 <0 0 0 3 &intc 0 60 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
1081 <0 0 0 4 &intc 0 61 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
1082
1083 clocks = <&gcc PCIE_1_A_CLK>,
1084 <&gcc PCIE_1_H_CLK>,
1085 <&gcc PCIE_1_PHY_CLK>,
1086 <&gcc PCIE_1_AUX_CLK>,
1087 <&gcc PCIE_1_ALT_REF_CLK>;
1088 clock-names = "core", "iface", "phy", "aux", "ref";
1089
1090 assigned-clocks = <&gcc PCIE_1_ALT_REF_CLK>;
1091 assigned-clock-rates = <100000000>;
1092
1093 resets = <&gcc PCIE_1_ACLK_RESET>,
1094 <&gcc PCIE_1_HCLK_RESET>,
1095 <&gcc PCIE_1_POR_RESET>,
1096 <&gcc PCIE_1_PCI_RESET>,
1097 <&gcc PCIE_1_PHY_RESET>,
1098 <&gcc PCIE_1_EXT_RESET>;
1099 reset-names = "axi", "ahb", "por", "pci", "phy", "ext";
1100
1101 pinctrl-0 = <&pcie1_pins>;
1102 pinctrl-names = "default";
1103
1104 perst-gpios = <&qcom_pinmux 48 GPIO_ACTIVE_LOW>;
1105
1106 status = "disabled";
1107 };
1108
1109 pcie2: pci@1b900000 {
1110 compatible = "qcom,pcie-ipq8064";
1111 reg = <0x1b900000 0x1000
1112 0x1b902000 0x80
1113 0x1ba00000 0x100
1114 0x35f00000 0x100000>;
1115 reg-names = "dbi", "elbi", "parf", "config";
1116 device_type = "pci";
1117 linux,pci-domain = <2>;
1118 bus-range = <0x00 0xff>;
1119 num-lanes = <1>;
1120 #address-cells = <3>;
1121 #size-cells = <2>;
1122
1123 ranges = <0x81000000 0 0x35e00000 0x35e00000 0 0x00100000 /* downstream I/O */
1124 0x82000000 0 0x32000000 0x32000000 0 0x03e00000>; /* non-prefetchable memory */
1125
1126 interrupts = <GIC_SPI 71 IRQ_TYPE_NONE>;
1127 interrupt-names = "msi";
1128 #interrupt-cells = <1>;
1129 interrupt-map-mask = <0 0 0 0x7>;
1130 interrupt-map = <0 0 0 1 &intc 0 72 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
1131 <0 0 0 2 &intc 0 73 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
1132 <0 0 0 3 &intc 0 74 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
1133 <0 0 0 4 &intc 0 75 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
1134
1135 clocks = <&gcc PCIE_2_A_CLK>,
1136 <&gcc PCIE_2_H_CLK>,
1137 <&gcc PCIE_2_PHY_CLK>,
1138 <&gcc PCIE_2_AUX_CLK>,
1139 <&gcc PCIE_2_ALT_REF_CLK>;
1140 clock-names = "core", "iface", "phy", "aux", "ref";
1141
1142 assigned-clocks = <&gcc PCIE_2_ALT_REF_CLK>;
1143 assigned-clock-rates = <100000000>;
1144
1145 resets = <&gcc PCIE_2_ACLK_RESET>,
1146 <&gcc PCIE_2_HCLK_RESET>,
1147 <&gcc PCIE_2_POR_RESET>,
1148 <&gcc PCIE_2_PCI_RESET>,
1149 <&gcc PCIE_2_PHY_RESET>,
1150 <&gcc PCIE_2_EXT_RESET>;
1151 reset-names = "axi", "ahb", "por", "pci", "phy", "ext";
1152
1153 pinctrl-0 = <&pcie2_pins>;
1154 pinctrl-names = "default";
1155
1156 perst-gpios = <&qcom_pinmux 63 GPIO_ACTIVE_LOW>;
1157
1158 status = "disabled";
1159 };
1160
1161 adm_dma: dma@18300000 {
1162 compatible = "qcom,adm";
1163 reg = <0x18300000 0x100000>;
1164 interrupts = <0 170 0>;
1165 #dma-cells = <1>;
1166
1167 clocks = <&gcc ADM0_CLK>, <&gcc ADM0_PBUS_CLK>;
1168 clock-names = "core", "iface";
1169
1170 resets = <&gcc ADM0_RESET>,
1171 <&gcc ADM0_PBUS_RESET>,
1172 <&gcc ADM0_C0_RESET>,
1173 <&gcc ADM0_C1_RESET>,
1174 <&gcc ADM0_C2_RESET>;
1175 reset-names = "clk", "pbus", "c0", "c1", "c2";
1176 qcom,ee = <0>;
1177
1178 status = "disabled";
1179 };
1180
1181 nand@1ac00000 {
1182 compatible = "qcom,ipq806x-nand";
1183 reg = <0x1ac00000 0x800>;
1184
1185 clocks = <&gcc EBI2_CLK>,
1186 <&gcc EBI2_AON_CLK>;
1187 clock-names = "core", "aon";
1188
1189 dmas = <&adm_dma 3>;
1190 dma-names = "rxtx";
1191 qcom,cmd-crci = <15>;
1192 qcom,data-crci = <3>;
1193
1194 status = "disabled";
1195
1196 #address-cells = <1>;
1197 #size-cells = <0>;
1198 };
1199
1200 nss_common: syscon@03000000 {
1201 compatible = "syscon";
1202 reg = <0x03000000 0x0000FFFF>;
1203 };
1204
1205 qsgmii_csr: syscon@1bb00000 {
1206 compatible = "syscon";
1207 reg = <0x1bb00000 0x000001FF>;
1208 };
1209
1210 stmmac_axi_setup: stmmac-axi-config {
1211 snps,wr_osr_lmt = <7>;
1212 snps,rd_osr_lmt = <7>;
1213 snps,blen = <16 0 0 0 0 0 0>;
1214 };
1215
1216 gmac0: ethernet@37000000 {
1217 device_type = "network";
1218 compatible = "qcom,ipq806x-gmac";
1219 reg = <0x37000000 0x200000>;
1220 interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
1221 interrupt-names = "macirq";
1222
1223 snps,axi-config = <&stmmac_axi_setup>;
1224 snps,pbl = <32>;
1225 snps,aal = <1>;
1226
1227 qcom,nss-common = <&nss_common>;
1228 qcom,qsgmii-csr = <&qsgmii_csr>;
1229
1230 clocks = <&gcc GMAC_CORE1_CLK>;
1231 clock-names = "stmmaceth";
1232
1233 resets = <&gcc GMAC_CORE1_RESET>;
1234 reset-names = "stmmaceth";
1235
1236 status = "disabled";
1237 };
1238
1239 gmac1: ethernet@37200000 {
1240 device_type = "network";
1241 compatible = "qcom,ipq806x-gmac";
1242 reg = <0x37200000 0x200000>;
1243 interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
1244 interrupt-names = "macirq";
1245
1246 snps,axi-config = <&stmmac_axi_setup>;
1247 snps,pbl = <32>;
1248 snps,aal = <1>;
1249
1250 qcom,nss-common = <&nss_common>;
1251 qcom,qsgmii-csr = <&qsgmii_csr>;
1252
1253 clocks = <&gcc GMAC_CORE2_CLK>;
1254 clock-names = "stmmaceth";
1255
1256 resets = <&gcc GMAC_CORE2_RESET>;
1257 reset-names = "stmmaceth";
1258
1259 status = "disabled";
1260 };
1261
1262 gmac2: ethernet@37400000 {
1263 device_type = "network";
1264 compatible = "qcom,ipq806x-gmac";
1265 reg = <0x37400000 0x200000>;
1266 interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
1267 interrupt-names = "macirq";
1268
1269 snps,axi-config = <&stmmac_axi_setup>;
1270 snps,pbl = <32>;
1271 snps,aal = <1>;
1272
1273 qcom,nss-common = <&nss_common>;
1274 qcom,qsgmii-csr = <&qsgmii_csr>;
1275
1276 clocks = <&gcc GMAC_CORE3_CLK>;
1277 clock-names = "stmmaceth";
1278
1279 resets = <&gcc GMAC_CORE3_RESET>;
1280 reset-names = "stmmaceth";
1281
1282 status = "disabled";
1283 };
1284
1285 gmac3: ethernet@37600000 {
1286 device_type = "network";
1287 compatible = "qcom,ipq806x-gmac";
1288 reg = <0x37600000 0x200000>;
1289 interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
1290 interrupt-names = "macirq";
1291
1292 snps,axi-config = <&stmmac_axi_setup>;
1293 snps,pbl = <32>;
1294 snps,aal = <1>;
1295
1296 qcom,nss-common = <&nss_common>;
1297 qcom,qsgmii-csr = <&qsgmii_csr>;
1298
1299 clocks = <&gcc GMAC_CORE4_CLK>;
1300 clock-names = "stmmaceth";
1301
1302 resets = <&gcc GMAC_CORE4_RESET>;
1303 reset-names = "stmmaceth";
1304
1305 status = "disabled";
1306 };
1307 };
1308
1309 sfpb_mutex: sfpb-mutex {
1310 compatible = "qcom,sfpb-mutex";
1311 syscon = <&sfpb_mutex_block 4 4>;
1312
1313 #hwlock-cells = <1>;
1314 };
1315
1316 smem {
1317 compatible = "qcom,smem";
1318 memory-region = <&smem>;
1319 hwlocks = <&sfpb_mutex 3>;
1320 };
1321 };
Staging tree of Christian Lamparter