projects / openwrt / staging / dedeckeh.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c7ca224) | patch
ramips: fix some clocks in mt7621.dtsi
authorWeijie Gao <hackpascal@gmail.com>
Sun, 18 Nov 2018 16:07:01 +0000 (00:07 +0800)
committerJohn Crispin <john@phrozen.org>
Mon, 26 Nov 2018 11:13:52 +0000 (12:13 +0100)
commited25e3ac02d9193d7cba89563a88b8bccc4b4513
tree7a4fe550187ca65f416d9cfb1398e3e849c3d840tree | snapshot
parentc7ca224299e77f5d822dd154b99fe9aeefc550becommit | diff
ramips: fix some clocks in mt7621.dtsi

As the cpu clock calculation has been fixed, the clock for gic and spi
should be also fixed.

Signed-off-by: Weijie Gao <hackpascal@gmail.com>
target/linux/ramips/dts/mt7621.dtsi diff | blob | history
Staging tree of dedeckeh