ath79: ar724x: fix pll settings
authorMathias Kresin <dev@kresin.me>
Sun, 13 May 2018 11:02:30 +0000 (13:02 +0200)
committerMathias Kresin <dev@kresin.me>
Thu, 17 May 2018 05:40:19 +0000 (07:40 +0200)
Add the syscon compatible, otherwise used functions like
syscon_regmap_lookup_by_phandle() will return an error and setting the
ethernet pll data wont work at all.

Fix the pll register width. Writing to registers out of the range via
syscon isn't possible and returns an error. On ar7242 the last pll
register - Current Audio Modulation Logic Output - is at 0x1805003c.

Signed-off-by: Mathias Kresin <dev@kresin.me>
target/linux/ath79/dts/ar724x.dtsi

index 4108745..fe1b4eb 100644 (file)
@@ -65,9 +65,8 @@
                        };
 
                        pll: pll-controller@18050000 {
-                               compatible = "qca,ar7240-pll",
-                                               "qca,ar7240-pll";
-                               reg = <0x18050000 0x20>;
+                               compatible = "qca,ar7240-pll", "syscon";
+                               reg = <0x18050000 0x3c>;
 
                                clock-names = "ref";
                                /* The board must provides the ref clock */