ar71xx: use correct PLL configuration register bitmask for QCA956x SoC.
[openwrt/staging/wigyori.git] / tools / sstrip /
drwxr-xr-x   ..
-rw-r--r-- 526 Makefile
drwxr-xr-x - src