ar71xx: add detailed interrupt statistics for the ag71xx driver
[openwrt/svn-archive/archive.git] / target / linux / ar71xx / files / drivers / net / ag71xx / ag71xx.h
1 /*
2 * Atheros AR71xx built-in ethernet mac driver
3 *
4 * Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
5 * Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
6 *
7 * Based on Atheros' AG7100 driver
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License version 2 as published
11 * by the Free Software Foundation.
12 */
13
14 #ifndef __AG71XX_H
15 #define __AG71XX_H
16
17 #include <linux/kernel.h>
18 #include <linux/version.h>
19 #include <linux/module.h>
20 #include <linux/init.h>
21 #include <linux/types.h>
22 #include <linux/random.h>
23 #include <linux/spinlock.h>
24 #include <linux/interrupt.h>
25 #include <linux/platform_device.h>
26 #include <linux/ethtool.h>
27 #include <linux/etherdevice.h>
28 #include <linux/phy.h>
29 #include <linux/skbuff.h>
30 #include <linux/dma-mapping.h>
31 #include <linux/workqueue.h>
32
33 #include <linux/bitops.h>
34
35 #include <asm/mach-ar71xx/ar71xx.h>
36 #include <asm/mach-ar71xx/platform.h>
37
38 #define ETH_FCS_LEN 4
39
40 #define AG71XX_DRV_NAME "ag71xx"
41 #define AG71XX_DRV_VERSION "0.5.25"
42
43 #define AG71XX_NAPI_WEIGHT 64
44 #define AG71XX_OOM_REFILL (1 + HZ/10)
45
46 #define AG71XX_INT_ERR (AG71XX_INT_RX_BE | AG71XX_INT_TX_BE)
47 #define AG71XX_INT_TX (AG71XX_INT_TX_PS)
48 #define AG71XX_INT_RX (AG71XX_INT_RX_PR | AG71XX_INT_RX_OF)
49
50 #define AG71XX_INT_POLL (AG71XX_INT_RX | AG71XX_INT_TX)
51 #define AG71XX_INT_INIT (AG71XX_INT_ERR | AG71XX_INT_POLL)
52
53 #define AG71XX_TX_FIFO_LEN 2048
54 #define AG71XX_TX_MTU_LEN 1536
55 #define AG71XX_RX_PKT_RESERVE 64
56 #define AG71XX_RX_PKT_SIZE \
57 (AG71XX_RX_PKT_RESERVE + ETH_HLEN + ETH_FRAME_LEN + ETH_FCS_LEN)
58
59 #define AG71XX_TX_RING_SIZE 64
60 #define AG71XX_TX_THRES_STOP (AG71XX_TX_RING_SIZE - 4)
61 #define AG71XX_TX_THRES_WAKEUP \
62 (AG71XX_TX_RING_SIZE - (AG71XX_TX_RING_SIZE / 4))
63
64 #define AG71XX_RX_RING_SIZE 128
65
66 #ifdef CONFIG_AG71XX_DEBUG
67 #define DBG(fmt, args...) printk(KERN_DEBUG fmt, ## args)
68 #else
69 #define DBG(fmt, args...) do {} while (0)
70 #endif
71
72 #define ag71xx_assert(_cond) \
73 do { \
74 if (_cond) \
75 break; \
76 printk("%s,%d: assertion failed\n", __FILE__, __LINE__); \
77 BUG(); \
78 } while (0)
79
80 struct ag71xx_desc {
81 u32 data;
82 u32 ctrl;
83 #define DESC_EMPTY BIT(31)
84 #define DESC_MORE BIT(24)
85 #define DESC_PKTLEN_M 0xfff
86 u32 next;
87 u32 pad;
88 } __attribute__((aligned(4)));
89
90 struct ag71xx_buf {
91 struct sk_buff *skb;
92 struct ag71xx_desc *desc;
93 };
94
95 struct ag71xx_ring {
96 struct ag71xx_buf *buf;
97 u8 *descs_cpu;
98 dma_addr_t descs_dma;
99 unsigned int desc_size;
100 unsigned int curr;
101 unsigned int dirty;
102 unsigned int size;
103 };
104
105 struct ag71xx_mdio {
106 struct mii_bus *mii_bus;
107 int mii_irq[PHY_MAX_ADDR];
108 void __iomem *mdio_base;
109 struct ag71xx_mdio_platform_data *pdata;
110 };
111
112 struct ag71xx_int_stats {
113 unsigned long rx_pr;
114 unsigned long rx_be;
115 unsigned long rx_of;
116 unsigned long tx_ps;
117 unsigned long tx_be;
118 unsigned long tx_ur;
119 unsigned long total;
120 };
121
122 struct ag71xx_debug {
123 struct dentry *debugfs_dir;
124 struct dentry *debugfs_int_stats;
125 struct ag71xx_int_stats int_stats;
126 };
127
128 struct ag71xx {
129 void __iomem *mac_base;
130 void __iomem *mii_ctrl;
131
132 spinlock_t lock;
133 struct platform_device *pdev;
134 struct net_device *dev;
135 struct napi_struct napi;
136 u32 msg_enable;
137
138 struct ag71xx_ring rx_ring;
139 struct ag71xx_ring tx_ring;
140
141 struct mii_bus *mii_bus;
142 struct phy_device *phy_dev;
143
144 unsigned int link;
145 unsigned int speed;
146 int duplex;
147
148 struct work_struct restart_work;
149 struct timer_list oom_timer;
150
151 #ifdef CONFIG_AG71XX_DEBUG_FS
152 struct ag71xx_debug debug;
153 #endif
154 };
155
156 extern struct ethtool_ops ag71xx_ethtool_ops;
157
158 int ag71xx_mdio_driver_init(void) __init;
159 void ag71xx_mdio_driver_exit(void);
160
161 int ag71xx_phy_connect(struct ag71xx *ag);
162 void ag71xx_phy_disconnect(struct ag71xx *ag);
163 void ag71xx_phy_start(struct ag71xx *ag);
164 void ag71xx_phy_stop(struct ag71xx *ag);
165
166 static inline struct ag71xx_platform_data *ag71xx_get_pdata(struct ag71xx *ag)
167 {
168 return ag->pdev->dev.platform_data;
169 }
170
171 static inline int ag71xx_desc_empty(struct ag71xx_desc *desc)
172 {
173 return ((desc->ctrl & DESC_EMPTY) != 0);
174 }
175
176 static inline int ag71xx_desc_pktlen(struct ag71xx_desc *desc)
177 {
178 return (desc->ctrl & DESC_PKTLEN_M);
179 }
180
181 /* Register offsets */
182 #define AG71XX_REG_MAC_CFG1 0x0000
183 #define AG71XX_REG_MAC_CFG2 0x0004
184 #define AG71XX_REG_MAC_IPG 0x0008
185 #define AG71XX_REG_MAC_HDX 0x000c
186 #define AG71XX_REG_MAC_MFL 0x0010
187 #define AG71XX_REG_MII_CFG 0x0020
188 #define AG71XX_REG_MII_CMD 0x0024
189 #define AG71XX_REG_MII_ADDR 0x0028
190 #define AG71XX_REG_MII_CTRL 0x002c
191 #define AG71XX_REG_MII_STATUS 0x0030
192 #define AG71XX_REG_MII_IND 0x0034
193 #define AG71XX_REG_MAC_IFCTL 0x0038
194 #define AG71XX_REG_MAC_ADDR1 0x0040
195 #define AG71XX_REG_MAC_ADDR2 0x0044
196 #define AG71XX_REG_FIFO_CFG0 0x0048
197 #define AG71XX_REG_FIFO_CFG1 0x004c
198 #define AG71XX_REG_FIFO_CFG2 0x0050
199 #define AG71XX_REG_FIFO_CFG3 0x0054
200 #define AG71XX_REG_FIFO_CFG4 0x0058
201 #define AG71XX_REG_FIFO_CFG5 0x005c
202 #define AG71XX_REG_FIFO_RAM0 0x0060
203 #define AG71XX_REG_FIFO_RAM1 0x0064
204 #define AG71XX_REG_FIFO_RAM2 0x0068
205 #define AG71XX_REG_FIFO_RAM3 0x006c
206 #define AG71XX_REG_FIFO_RAM4 0x0070
207 #define AG71XX_REG_FIFO_RAM5 0x0074
208 #define AG71XX_REG_FIFO_RAM6 0x0078
209 #define AG71XX_REG_FIFO_RAM7 0x007c
210
211 #define AG71XX_REG_TX_CTRL 0x0180
212 #define AG71XX_REG_TX_DESC 0x0184
213 #define AG71XX_REG_TX_STATUS 0x0188
214 #define AG71XX_REG_RX_CTRL 0x018c
215 #define AG71XX_REG_RX_DESC 0x0190
216 #define AG71XX_REG_RX_STATUS 0x0194
217 #define AG71XX_REG_INT_ENABLE 0x0198
218 #define AG71XX_REG_INT_STATUS 0x019c
219
220 #define MAC_CFG1_TXE BIT(0) /* Tx Enable */
221 #define MAC_CFG1_STX BIT(1) /* Synchronize Tx Enable */
222 #define MAC_CFG1_RXE BIT(2) /* Rx Enable */
223 #define MAC_CFG1_SRX BIT(3) /* Synchronize Rx Enable */
224 #define MAC_CFG1_TFC BIT(4) /* Tx Flow Control Enable */
225 #define MAC_CFG1_RFC BIT(5) /* Rx Flow Control Enable */
226 #define MAC_CFG1_LB BIT(8) /* Loopback mode */
227 #define MAC_CFG1_SR BIT(31) /* Soft Reset */
228
229 #define MAC_CFG2_FDX BIT(0)
230 #define MAC_CFG2_CRC_EN BIT(1)
231 #define MAC_CFG2_PAD_CRC_EN BIT(2)
232 #define MAC_CFG2_LEN_CHECK BIT(4)
233 #define MAC_CFG2_HUGE_FRAME_EN BIT(5)
234 #define MAC_CFG2_IF_1000 BIT(9)
235 #define MAC_CFG2_IF_10_100 BIT(8)
236
237 #define FIFO_CFG0_WTM BIT(0) /* Watermark Module */
238 #define FIFO_CFG0_RXS BIT(1) /* Rx System Module */
239 #define FIFO_CFG0_RXF BIT(2) /* Rx Fabric Module */
240 #define FIFO_CFG0_TXS BIT(3) /* Tx System Module */
241 #define FIFO_CFG0_TXF BIT(4) /* Tx Fabric Module */
242 #define FIFO_CFG0_ALL (FIFO_CFG0_WTM | FIFO_CFG0_RXS | FIFO_CFG0_RXF \
243 | FIFO_CFG0_TXS | FIFO_CFG0_TXF)
244
245 #define FIFO_CFG0_ENABLE_SHIFT 8
246
247 #define FIFO_CFG4_DE BIT(0) /* Drop Event */
248 #define FIFO_CFG4_DV BIT(1) /* RX_DV Event */
249 #define FIFO_CFG4_FC BIT(2) /* False Carrier */
250 #define FIFO_CFG4_CE BIT(3) /* Code Error */
251 #define FIFO_CFG4_CR BIT(4) /* CRC error */
252 #define FIFO_CFG4_LM BIT(5) /* Length Mismatch */
253 #define FIFO_CFG4_LO BIT(6) /* Length out of range */
254 #define FIFO_CFG4_OK BIT(7) /* Packet is OK */
255 #define FIFO_CFG4_MC BIT(8) /* Multicast Packet */
256 #define FIFO_CFG4_BC BIT(9) /* Broadcast Packet */
257 #define FIFO_CFG4_DR BIT(10) /* Dribble */
258 #define FIFO_CFG4_LE BIT(11) /* Long Event */
259 #define FIFO_CFG4_CF BIT(12) /* Control Frame */
260 #define FIFO_CFG4_PF BIT(13) /* Pause Frame */
261 #define FIFO_CFG4_UO BIT(14) /* Unsupported Opcode */
262 #define FIFO_CFG4_VT BIT(15) /* VLAN tag detected */
263 #define FIFO_CFG4_FT BIT(16) /* Frame Truncated */
264 #define FIFO_CFG4_UC BIT(17) /* Unicast Packet */
265
266 #define FIFO_CFG5_DE BIT(0) /* Drop Event */
267 #define FIFO_CFG5_DV BIT(1) /* RX_DV Event */
268 #define FIFO_CFG5_FC BIT(2) /* False Carrier */
269 #define FIFO_CFG5_CE BIT(3) /* Code Error */
270 #define FIFO_CFG5_LM BIT(4) /* Length Mismatch */
271 #define FIFO_CFG5_LO BIT(5) /* Length Out of Range */
272 #define FIFO_CFG5_OK BIT(6) /* Packet is OK */
273 #define FIFO_CFG5_MC BIT(7) /* Multicast Packet */
274 #define FIFO_CFG5_BC BIT(8) /* Broadcast Packet */
275 #define FIFO_CFG5_DR BIT(9) /* Dribble */
276 #define FIFO_CFG5_CF BIT(10) /* Control Frame */
277 #define FIFO_CFG5_PF BIT(11) /* Pause Frame */
278 #define FIFO_CFG5_UO BIT(12) /* Unsupported Opcode */
279 #define FIFO_CFG5_VT BIT(13) /* VLAN tag detected */
280 #define FIFO_CFG5_LE BIT(14) /* Long Event */
281 #define FIFO_CFG5_FT BIT(15) /* Frame Truncated */
282 #define FIFO_CFG5_16 BIT(16) /* unknown */
283 #define FIFO_CFG5_17 BIT(17) /* unknown */
284 #define FIFO_CFG5_SF BIT(18) /* Short Frame */
285 #define FIFO_CFG5_BM BIT(19) /* Byte Mode */
286
287 #define AG71XX_INT_TX_PS BIT(0)
288 #define AG71XX_INT_TX_UR BIT(1)
289 #define AG71XX_INT_TX_BE BIT(3)
290 #define AG71XX_INT_RX_PR BIT(4)
291 #define AG71XX_INT_RX_OF BIT(6)
292 #define AG71XX_INT_RX_BE BIT(7)
293
294 #define MAC_IFCTL_SPEED BIT(16)
295
296 #define MII_CFG_CLK_DIV_4 0
297 #define MII_CFG_CLK_DIV_6 2
298 #define MII_CFG_CLK_DIV_8 3
299 #define MII_CFG_CLK_DIV_10 4
300 #define MII_CFG_CLK_DIV_14 5
301 #define MII_CFG_CLK_DIV_20 6
302 #define MII_CFG_CLK_DIV_28 7
303 #define MII_CFG_RESET BIT(31)
304
305 #define MII_CMD_WRITE 0x0
306 #define MII_CMD_READ 0x1
307 #define MII_ADDR_SHIFT 8
308 #define MII_IND_BUSY BIT(0)
309 #define MII_IND_INVALID BIT(2)
310
311 #define TX_CTRL_TXE BIT(0) /* Tx Enable */
312
313 #define TX_STATUS_PS BIT(0) /* Packet Sent */
314 #define TX_STATUS_UR BIT(1) /* Tx Underrun */
315 #define TX_STATUS_BE BIT(3) /* Bus Error */
316
317 #define RX_CTRL_RXE BIT(0) /* Rx Enable */
318
319 #define RX_STATUS_PR BIT(0) /* Packet Received */
320 #define RX_STATUS_OF BIT(2) /* Rx Overflow */
321 #define RX_STATUS_BE BIT(3) /* Bus Error */
322
323 #define MII_CTRL_IF_MASK 3
324 #define MII_CTRL_SPEED_SHIFT 4
325 #define MII_CTRL_SPEED_MASK 3
326 #define MII_CTRL_SPEED_10 0
327 #define MII_CTRL_SPEED_100 1
328 #define MII_CTRL_SPEED_1000 2
329
330 static inline void ag71xx_wr(struct ag71xx *ag, unsigned reg, u32 value)
331 {
332 void __iomem *r;
333
334 switch (reg) {
335 case AG71XX_REG_MAC_CFG1 ... AG71XX_REG_MAC_MFL:
336 case AG71XX_REG_MAC_IFCTL ... AG71XX_REG_INT_STATUS:
337 r = ag->mac_base + reg;
338 __raw_writel(value, r);
339
340 /* flush write */
341 (void) __raw_readl(r);
342 break;
343 default:
344 BUG();
345 }
346 }
347
348 static inline u32 ag71xx_rr(struct ag71xx *ag, unsigned reg)
349 {
350 void __iomem *r;
351 u32 ret;
352
353 switch (reg) {
354 case AG71XX_REG_MAC_CFG1 ... AG71XX_REG_MAC_MFL:
355 case AG71XX_REG_MAC_IFCTL ... AG71XX_REG_INT_STATUS:
356 r = ag->mac_base + reg;
357 ret = __raw_readl(r);
358 break;
359 default:
360 BUG();
361 }
362
363 return ret;
364 }
365
366 static inline void ag71xx_sb(struct ag71xx *ag, unsigned reg, u32 mask)
367 {
368 void __iomem *r;
369
370 switch (reg) {
371 case AG71XX_REG_MAC_CFG1 ... AG71XX_REG_MAC_MFL:
372 case AG71XX_REG_MAC_IFCTL ... AG71XX_REG_INT_STATUS:
373 r = ag->mac_base + reg;
374 __raw_writel(__raw_readl(r) | mask, r);
375
376 /* flush write */
377 (void)__raw_readl(r);
378 break;
379 default:
380 BUG();
381 }
382 }
383
384 static inline void ag71xx_cb(struct ag71xx *ag, unsigned reg, u32 mask)
385 {
386 void __iomem *r;
387
388 switch (reg) {
389 case AG71XX_REG_MAC_CFG1 ... AG71XX_REG_MAC_MFL:
390 case AG71XX_REG_MAC_IFCTL ... AG71XX_REG_INT_STATUS:
391 r = ag->mac_base + reg;
392 __raw_writel(__raw_readl(r) & ~mask, r);
393
394 /* flush write */
395 (void) __raw_readl(r);
396 break;
397 default:
398 BUG();
399 }
400 }
401
402 static inline void ag71xx_int_enable(struct ag71xx *ag, u32 ints)
403 {
404 ag71xx_sb(ag, AG71XX_REG_INT_ENABLE, ints);
405 }
406
407 static inline void ag71xx_int_disable(struct ag71xx *ag, u32 ints)
408 {
409 ag71xx_cb(ag, AG71XX_REG_INT_ENABLE, ints);
410 }
411
412 static inline void ag71xx_mii_ctrl_wr(struct ag71xx *ag, u32 value)
413 {
414 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
415
416 if (pdata->is_ar724x)
417 return;
418
419 __raw_writel(value, ag->mii_ctrl);
420
421 /* flush write */
422 __raw_readl(ag->mii_ctrl);
423 }
424
425 static inline u32 ag71xx_mii_ctrl_rr(struct ag71xx *ag)
426 {
427 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
428
429 if (pdata->is_ar724x)
430 return 0xffffffff;
431
432 return __raw_readl(ag->mii_ctrl);
433 }
434
435 static void inline ag71xx_mii_ctrl_set_if(struct ag71xx *ag,
436 unsigned int mii_if)
437 {
438 u32 t;
439
440 t = ag71xx_mii_ctrl_rr(ag);
441 t &= ~(MII_CTRL_IF_MASK);
442 t |= (mii_if & MII_CTRL_IF_MASK);
443 ag71xx_mii_ctrl_wr(ag, t);
444 }
445
446 static void inline ag71xx_mii_ctrl_set_speed(struct ag71xx *ag,
447 unsigned int speed)
448 {
449 u32 t;
450
451 t = ag71xx_mii_ctrl_rr(ag);
452 t &= ~(MII_CTRL_SPEED_MASK << MII_CTRL_SPEED_SHIFT);
453 t |= (speed & MII_CTRL_SPEED_MASK) << MII_CTRL_SPEED_SHIFT;
454 ag71xx_mii_ctrl_wr(ag, t);
455 }
456
457 #ifdef CONFIG_AG71XX_AR8216_SUPPORT
458 void ag71xx_add_ar8216_header(struct ag71xx *ag, struct sk_buff *skb);
459 int ag71xx_remove_ar8216_header(struct ag71xx *ag, struct sk_buff *skb);
460 #else
461 static inline void ag71xx_add_ar8216_header(struct ag71xx *ag,
462 struct sk_buff *skb)
463 {
464 }
465
466 static inline int ag71xx_remove_ar8216_header(struct ag71xx *ag,
467 struct sk_buff *skb)
468 {
469 return 0;
470 }
471 #endif
472
473 #ifdef CONFIG_AG71XX_DEBUG_FS
474 int ag71xx_debugfs_root_init(void);
475 void ag71xx_debugfs_root_exit(void);
476 int ag71xx_debugfs_init(struct ag71xx *ag);
477 void ag71xx_debugfs_exit(struct ag71xx *ag);
478 void ag71xx_debugfs_update_int_stats(struct ag71xx *ag, u32 status);
479 #else
480 static inline int ag71xx_debugfs_root_init(void) { return 0; }
481 static inline void ag71xx_debugfs_root_exit(void) {}
482 static inline int ag71xx_debugfs_init(struct ag71xx *ag) { return 0; }
483 static inline void ag71xx_debugfs_exit(struct ag71xx *ag) {}
484 static inline void ag71xx_debug_update_int_stats(struct ag71xx *ag,
485 u32 status) {}
486 #endif /* CONFIG_AG71XX_DEBUG_FS */
487
488 #endif /* _AG71XX_H */