target/linux/brcm47xx-2.6/files/include/linux/ssb/ssb_regs.h

   1 #ifndef LINUX_SSB_REGS_H_
   2 #define LINUX_SSB_REGS_H_
   3 #ifdef __KERNEL__
   4
   5
   6 /* SiliconBackplane Address Map.
   7  * All regions may not exist on all chips.
   8  */
   9 #define SSB_SDRAM_BASE          0x00000000      /* Physical SDRAM */
  10 #define SSB_PCI_MEM             0x08000000      /* Host Mode sb2pcitranslation0 (64 MB) */
  11 #define SSB_PCI_CFG             0x0c000000      /* Host Mode sb2pcitranslation1 (64 MB) */
  12 #define SSB_SDRAM_SWAPPED       0x10000000      /* Byteswapped Physical SDRAM */
  13 #define SSB_ENUM_BASE           0x18000000      /* Enumeration space base */
  14 #define SSB_ENUM_LIMIT          0x18010000      /* Enumeration space limit */
  15
  16 #define SSB_FLASH2              0x1c000000      /* Flash Region 2 (region 1 shadowed here) */
  17 #define SSB_FLASH2_SZ           0x02000000      /* Size of Flash Region 2 */
  18
  19 #define SSB_EXTIF_BASE          0x1f000000      /* External Interface region base address */
  20 #define SSB_FLASH1              0x1fc00000      /* Flash Region 1 */
  21 #define SSB_FLASH1_SZ           0x00400000      /* Size of Flash Region 1 */
  22
  23 #define SSB_PCI_DMA             0x40000000      /* Client Mode sb2pcitranslation2 (1 GB) */
  24 #define SSB_PCI_DMA_SZ          0x40000000      /* Client Mode sb2pcitranslation2 size in bytes */
  25 #define SSB_PCIE_DMA_L32                0x00000000      /* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), low 32 bits */
  26 #define SSB_PCIE_DMA_H32                0x80000000      /* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), high 32 bits */
  27 #define SSB_EUART               (SB_EXTIF_BASE + 0x00800000)
  28 #define SSB_LED                 (SB_EXTIF_BASE + 0x00900000)
  29
  30
  31 /* Enumeration space constants */
  32 #define SSB_CORE_SIZE           0x1000  /* Size of a core MMIO area */
  33 #define SSB_MAX_NR_CORES        ((SSB_ENUM_LIMIT - SSB_ENUM_BASE) / SSB_CORE_SIZE)
  34
  35
  36 /* mips address */
  37 #define SSB_EJTAG               0xff200000      /* MIPS EJTAG space (2M) */
  38
  39
  40 /* SSB PCI config space registers. */
  41 #define SSB_PMCSR               0x44
  42 #define  SSB_PE                 0x100
  43 #define SSB_BAR0_WIN            0x80    /* Backplane address space 0 */
  44 #define SSB_BAR1_WIN            0x84    /* Backplane address space 1 */
  45 #define SSB_SPROMCTL            0x88    /* SPROM control */
  46 #define  SSB_SPROMCTL_WE        0x10    /* SPROM write enable */
  47 #define SSB_BAR1_CONTROL        0x8c    /* Address space 1 burst control */
  48 #define SSB_PCI_IRQS            0x90    /* PCI interrupts */
  49 #define SSB_PCI_IRQMASK         0x94    /* PCI IRQ control and mask (pcirev >= 6 only) */
  50 #define SSB_BACKPLANE_IRQS      0x98    /* Backplane Interrupts */
  51 #define SSB_GPIO_IN             0xB0    /* GPIO Input (pcirev >= 3 only) */
  52 #define SSB_GPIO_OUT            0xB4    /* GPIO Output (pcirev >= 3 only) */
  53 #define SSB_GPIO_OUT_ENABLE     0xB8    /* GPIO Output Enable/Disable (pcirev >= 3 only) */
  54 #define  SSB_GPIO_SCS           0x10    /* PCI config space bit 4 for 4306c0 slow clock source */
  55 #define  SSB_GPIO_HWRAD         0x20    /* PCI config space GPIO 13 for hw radio disable */
  56 #define  SSB_GPIO_XTAL          0x40    /* PCI config space GPIO 14 for Xtal powerup */
  57 #define  SSB_GPIO_PLL           0x80    /* PCI config space GPIO 15 for PLL powerdown */
  58
  59
  60 #define SSB_BAR0_MAX_RETRIES    50
  61
  62 /* Silicon backplane configuration register definitions */
  63 #define SSB_IPSFLAG             0x0F08
  64 #define  SSB_IPSFLAG_IRQ1       0x0000003F /* which sbflags get routed to mips interrupt 1 */
  65 #define  SSB_IPSFLAG_IRQ1_SHIFT 0
  66 #define  SSB_IPSFLAG_IRQ2       0x00003F00 /* which sbflags get routed to mips interrupt 2 */
  67 #define  SSB_IPSFLAG_IRQ2_SHIFT 8
  68 #define  SSB_IPSFLAG_IRQ3       0x003F0000 /* which sbflags get routed to mips interrupt 3 */
  69 #define  SSB_IPSFLAG_IRQ3_SHIFT 16
  70 #define  SSB_IPSFLAG_IRQ4       0x3F000000 /* which sbflags get routed to mips interrupt 4 */
  71 #define  SSB_IPSFLAG_IRQ4_SHIFT 24
  72 #define SSB_TPSFLAG             0x0F18
  73 #define  SSB_TPSFLAG_BPFLAG     0x0000003F /* Backplane flag # */
  74 #define  SSB_TPSFLAG_ALWAYSIRQ  0x00000040 /* IRQ is always sent on the Backplane */
  75 #define SSB_TMERRLOGA           0x0F48
  76 #define SSB_TMERRLOG            0x0F50
  77 #define SSB_ADMATCH3            0x0F60
  78 #define SSB_ADMATCH2            0x0F68
  79 #define SSB_ADMATCH1            0x0F70
  80 #define SSB_IMSTATE             0x0F90     /* SB Initiator Agent State */
  81 #define  SSB_IMSTATE_PC         0x0000000f /* Pipe Count */
  82 #define  SSB_IMSTATE_AP_MASK    0x00000030 /* Arbitration Priority */
  83 #define  SSB_IMSTATE_AP_BOTH    0x00000000 /* Use both timeslices and token */
  84 #define  SSB_IMSTATE_AP_TS      0x00000010 /* Use timeslices only */
  85 #define  SSB_IMSTATE_AP_TK      0x00000020 /* Use token only */
  86 #define  SSB_IMSTATE_AP_RSV     0x00000030 /* Reserved */
  87 #define  SSB_IMSTATE_IBE        0x00020000 /* In Band Error */
  88 #define  SSB_IMSTATE_TO         0x00040000 /* Timeout */
  89 #define SSB_INTVEC              0x0F94     /* SB Interrupt Mask */
  90 #define  SSB_INTVEC_PCI         0x00000001 /* Enable interrupts for PCI */
  91 #define  SSB_INTVEC_ENET0       0x00000002 /* Enable interrupts for enet 0 */
  92 #define  SSB_INTVEC_ILINE20     0x00000004 /* Enable interrupts for iline20 */
  93 #define  SSB_INTVEC_CODEC       0x00000008 /* Enable interrupts for v90 codec */
  94 #define  SSB_INTVEC_USB         0x00000010 /* Enable interrupts for usb */
  95 #define  SSB_INTVEC_EXTIF       0x00000020 /* Enable interrupts for external i/f */
  96 #define  SSB_INTVEC_ENET1       0x00000040 /* Enable interrupts for enet 1 */
  97 #define SSB_TMSLOW              0x0F98     /* SB Target State Low */
  98 #define  SSB_TMSLOW_RESET       0x00000001 /* Reset */
  99 #define  SSB_TMSLOW_REJECT_22   0x00000002 /* Reject (Backplane rev 2.2) */
 100 #define  SSB_TMSLOW_REJECT_23   0x00000004 /* Reject (Backplane rev 2.3) */
 101 #define  SSB_TMSLOW_CLOCK       0x00010000 /* Clock Enable */
 102 #define  SSB_TMSLOW_FGC         0x00020000 /* Force Gated Clocks On */
 103 #define  SSB_TMSLOW_PE          0x40000000 /* Power Management Enable */
 104 #define  SSB_TMSLOW_BE          0x80000000 /* BIST Enable */
 105 #define SSB_TMSHIGH             0x0F9C     /* SB Target State High */
 106 #define  SSB_TMSHIGH_SERR       0x00000001 /* S-error */
 107 #define  SSB_TMSHIGH_INT        0x00000002 /* Interrupt */
 108 #define  SSB_TMSHIGH_BUSY       0x00000004 /* Busy */
 109 #define  SSB_TMSHIGH_TO         0x00000020 /* Timeout. Backplane rev >= 2.3 only */
 110 #define  SSB_TMSHIGH_COREFL     0x1FFF0000 /* Core specific flags */
 111 #define  SSB_TMSHIGH_COREFL_SHIFT       16
 112 #define  SSB_TMSHIGH_DMA64      0x10000000 /* 64bit DMA supported */
 113 #define  SSB_TMSHIGH_GCR        0x20000000 /* Gated Clock Request */
 114 #define  SSB_TMSHIGH_BISTF      0x40000000 /* BIST Failed */
 115 #define  SSB_TMSHIGH_BISTD      0x80000000 /* BIST Done */
 116 #define SSB_BWA0                0x0FA0
 117 #define SSB_IMCFGLO             0x0FA8
 118 #define  SSB_IMCFGLO_SERTO      0x00000007 /* Service timeout */
 119 #define  SSB_IMCFGLO_REQTO      0x00000070 /* Request timeout */
 120 #define  SSB_IMCFGLO_REQTO_SHIFT        4
 121 #define  SSB_IMCFGLO_CONNID     0x00FF0000 /* Connection ID */
 122 #define  SSB_IMCFGLO_CONNID_SHIFT       16
 123 #define SSB_IMCFGHI             0x0FAC
 124 #define SSB_ADMATCH0            0x0FB0
 125 #define SSB_TMCFGLO             0x0FB8
 126 #define SSB_TMCFGHI             0x0FBC
 127 #define SSB_BCONFIG             0x0FC0
 128 #define SSB_BSTATE              0x0FC8
 129 #define SSB_ACTCFG              0x0FD8
 130 #define SSB_FLAGST              0x0FE8
 131 #define SSB_IDLOW               0x0FF8
 132 #define  SSB_IDLOW_CFGSP        0x00000003 /* Config Space */
 133 #define  SSB_IDLOW_ADDRNGE      0x00000038 /* Address Ranges supported */
 134 #define  SSB_IDLOW_ADDRNGE_SHIFT        3
 135 #define  SSB_IDLOW_SYNC         0x00000040
 136 #define  SSB_IDLOW_INITIATOR    0x00000080
 137 #define  SSB_IDLOW_MIBL         0x00000F00 /* Minimum Backplane latency */
 138 #define  SSB_IDLOW_MIBL_SHIFT   8
 139 #define  SSB_IDLOW_MABL         0x0000F000 /* Maximum Backplane latency */
 140 #define  SSB_IDLOW_MABL_SHIFT   12
 141 #define  SSB_IDLOW_TIF          0x00010000 /* This Initiator is first */
 142 #define  SSB_IDLOW_CCW          0x000C0000 /* Cycle counter width */
 143 #define  SSB_IDLOW_CCW_SHIFT    18
 144 #define  SSB_IDLOW_TPT          0x00F00000 /* Target ports */
 145 #define  SSB_IDLOW_TPT_SHIFT    20
 146 #define  SSB_IDLOW_INITP        0x0F000000 /* Initiator ports */
 147 #define  SSB_IDLOW_INITP_SHIFT  24
 148 #define  SSB_IDLOW_SSBREV       0xF0000000 /* Sonics Backplane Revision code */
 149 #define  SSB_IDLOW_SSBREV_22    0x00000000 /* <= 2.2 */
 150 #define  SSB_IDLOW_SSBREV_23    0x10000000 /* 2.3 */
 151 #define SSB_IDHIGH              0x0FFC     /* SB Identification High */
 152 #define  SSB_IDHIGH_RCLO        0x0000000F /* Revision Code (low part) */
 153 #define  SSB_IDHIGH_CC          0x00008FF0 /* Core Code */
 154 #define  SSB_IDHIGH_CC_SHIFT    4
 155 #define  SSB_IDHIGH_RCHI        0x00007000 /* Revision Code (high part) */
 156 #define  SSB_IDHIGH_RCHI_SHIFT  8          /* yes, shift 8 is right */
 157 #define  SSB_IDHIGH_VC          0xFFFF0000 /* Vendor Code */
 158 #define  SSB_IDHIGH_VC_SHIFT    16
 159
 160 /* SPROM shadow area. If not otherwise noted, fields are
 161  * two bytes wide. Note that the SPROM can _only_ be read
 162  * in two-byte quantinies.
 163  */
 164 #define SSB_SPROMSIZE_WORDS             64
 165 #define SSB_SPROMSIZE_BYTES             (SSB_SPROMSIZE_WORDS * sizeof(u16))
 166 #define SSB_SPROM_BASE                  0x1000
 167 #define SSB_SPROM_REVISION              0x107E
 168 #define  SSB_SPROM_REVISION_REV         0x00FF  /* SPROM Revision number */
 169 #define  SSB_SPROM_REVISION_CRC         0xFF00  /* SPROM CRC8 value */
 170 #define  SSB_SPROM_REVISION_CRC_SHIFT   8
 171 /* SPROM Revision 1 */
 172 #define SSB_SPROM1_SPID                 0x1004  /* Subsystem Product ID for PCI */
 173 #define SSB_SPROM1_SVID                 0x1006  /* Subsystem Vendor ID for PCI */
 174 #define SSB_SPROM1_PID                  0x1008  /* Product ID for PCI */
 175 #define SSB_SPROM1_IL0MAC               0x1048  /* 6 bytes MAC address for 802.11b/g */
 176 #define SSB_SPROM1_ET0MAC               0x104E  /* 6 bytes MAC address for Ethernet */
 177 #define SSB_SPROM1_ET1MAC               0x1054  /* 6 bytes MAC address for 802.11a */
 178 #define SSB_SPROM1_ETHPHY               0x105A  /* Ethernet PHY settings */
 179 #define  SSB_SPROM1_ETHPHY_ET0A         0x001F  /* MII Address for enet0 */
 180 #define  SSB_SPROM1_ETHPHY_ET1A         0x03E0  /* MII Address for enet1 */
 181 #define  SSB_SPROM1_ETHPHY_ET1A_SHIFT   5
 182 #define  SSB_SPROM1_ETHPHY_ET0M         (1<<14) /* MDIO for enet0 */
 183 #define  SSB_SPROM1_ETHPHY_ET1M         (1<<15) /* MDIO for enet1 */
 184 #define SSB_SPROM1_BINF                 0x105C  /* Board info */
 185 #define  SSB_SPROM1_BINF_BREV           0x00FF  /* Board Revision */
 186 #define  SSB_SPROM1_BINF_CCODE          0x0F00  /* Country Code */
 187 #define  SSB_SPROM1_BINF_CCODE_SHIFT    8
 188 #define  SSB_SPROM1_BINF_ANTA           0x3000  /* Available A-PHY antennas */
 189 #define  SSB_SPROM1_BINF_ANTA_SHIFT     12
 190 #define  SSB_SPROM1_BINF_ANTBG          0xC000  /* Available B-PHY antennas */
 191 #define  SSB_SPROM1_BINF_ANTBG_SHIFT    14
 192 #define SSB_SPROM1_PA0B0                0x105E
 193 #define SSB_SPROM1_PA0B1                0x1060
 194 #define SSB_SPROM1_PA0B2                0x1062
 195 #define SSB_SPROM1_GPIOA                0x1064  /* General Purpose IO pins 0 and 1 */
 196 #define  SSB_SPROM1_GPIOA_P0            0x00FF  /* Pin 0 */
 197 #define  SSB_SPROM1_GPIOA_P1            0xFF00  /* Pin 1 */
 198 #define  SSB_SPROM1_GPIOA_P1_SHIFT      8
 199 #define SSB_SPROM1_GPIOB                0x1066  /* General Purpuse IO pins 2 and 3 */
 200 #define  SSB_SPROM1_GPIOB_P2            0x00FF  /* Pin 2 */
 201 #define  SSB_SPROM1_GPIOB_P3            0xFF00  /* Pin 3 */
 202 #define  SSB_SPROM1_GPIOB_P3_SHIFT      8
 203 #define SSB_SPROM1_MAXPWR               0x1068  /* Power Amplifier Max Power */
 204 #define  SSB_SPROM1_MAXPWR_A            0x00FF  /* A-PHY (in dBm Q5.2) */
 205 #define  SSB_SPROM1_MAXPWR_BG           0xFF00  /* B-PHY and G-PHY (in dBm Q5.2) */
 206 #define  SSB_SPROM1_MAXPWR_BG_SHIFT     8
 207 #define SSB_SPROM1_PA1B0                0x106A
 208 #define SSB_SPROM1_PA1B1                0x106C
 209 #define SSB_SPROM1_PA1B2                0x106E
 210 #define SSB_SPROM1_ITSSI                0x1070  /* Idle TSSI Target */
 211 #define  SSB_SPROM1_ITSSI_A             0x00FF  /* A-PHY */
 212 #define  SSB_SPROM1_ITSSI_BG            0xFF00  /* B-PHY and G-PHY */
 213 #define  SSB_SPROM1_ITSSI_BG_SHIFT      8
 214 #define SSB_SPROM1_BFLLO                0x1072  /* Boardflags (low 16 bits) */
 215 #define SSB_SPROM1_AGAIN                0x1074  /* Antenna Gain (in dBm Q5.2) */
 216 #define  SSB_SPROM1_AGAIN_A             0x00FF  /* A-PHY */
 217 #define  SSB_SPROM1_AGAIN_BG            0xFF00  /* B-PHY and G-PHY */
 218 #define  SSB_SPROM1_AGAIN_BG_SHIFT      8
 219 #define SSB_SPROM1_OEM                  0x1076  /* 8 bytes OEM string (rev 1 only) */
 220 /* SPROM Revision 2 (inherits from rev 1) */
 221 #define SSB_SPROM2_BFLHI                0x1038  /* Boardflags (high 16 bits) */
 222 #define SSB_SPROM2_MAXP_A               0x103A  /* A-PHY Max Power */
 223 #define  SSB_SPROM2_MAXP_A_HI           0x00FF  /* Max Power High */
 224 #define  SSB_SPROM2_MAXP_A_LO           0xFF00  /* Max Power Low */
 225 #define  SSB_SPROM2_MAXP_A_LO_SHIFT     8
 226 #define SSB_SPROM2_PA1LOB0              0x103C  /* A-PHY PowerAmplifier Low Settings */
 227 #define SSB_SPROM2_PA1LOB1              0x103E  /* A-PHY PowerAmplifier Low Settings */
 228 #define SSB_SPROM2_PA1LOB2              0x1040  /* A-PHY PowerAmplifier Low Settings */
 229 #define SSB_SPROM2_PA1HIB0              0x1042  /* A-PHY PowerAmplifier High Settings */
 230 #define SSB_SPROM2_PA1HIB1              0x1044  /* A-PHY PowerAmplifier High Settings */
 231 #define SSB_SPROM2_PA1HIB2              0x1046  /* A-PHY PowerAmplifier High Settings */
 232 #define SSB_SPROM2_OPO                  0x1078  /* OFDM Power Offset from CCK Level */
 233 #define  SSB_SPROM2_OPO_VALUE           0x00FF
 234 #define  SSB_SPROM2_OPO_UNUSED          0xFF00
 235 #define SSB_SPROM2_CCODE                0x107C  /* Two char Country Code */
 236 /* SPROM Revision 3 (inherits from rev 2) */
 237 #define SSB_SPROM3_OFDMAPO              0x102C  /* A-PHY OFDM Mid Power Offset (4 bytes, BigEndian) */
 238 #define SSB_SPROM3_OFDMALPO             0x1030  /* A-PHY OFDM Low Power Offset (4 bytes, BigEndian) */
 239 #define SSB_SPROM3_OFDMAHPO             0x1034  /* A-PHY OFDM High Power Offset (4 bytes, BigEndian) */
 240 #define SSB_SPROM3_GPIOLDC              0x1042  /* GPIO LED Powersave Duty Cycle (4 bytes, BigEndian) */
 241 #define  SSB_SPROM3_GPIOLDC_OFF         0x0000FF00      /* Off Count */
 242 #define  SSB_SPROM3_GPIOLDC_OFF_SHIFT   8
 243 #define  SSB_SPROM3_GPIOLDC_ON          0x00FF0000      /* On Count */
 244 #define  SSB_SPROM3_GPIOLDC_ON_SHIFT    16
 245 #define SSB_SPROM3_CCKPO                0x1078  /* CCK Power Offset */
 246 #define  SSB_SPROM3_CCKPO_1M            0x000F  /* 1M Rate PO */
 247 #define  SSB_SPROM3_CCKPO_2M            0x00F0  /* 2M Rate PO */
 248 #define  SSB_SPROM3_CCKPO_2M_SHIFT      4
 249 #define  SSB_SPROM3_CCKPO_55M           0x0F00  /* 5.5M Rate PO */
 250 #define  SSB_SPROM3_CCKPO_55M_SHIFT     8
 251 #define  SSB_SPROM3_CCKPO_11M           0xF000  /* 11M Rate PO */
 252 #define  SSB_SPROM3_CCKPO_11M_SHIFT     12
 253 #define  SSB_SPROM3_OFDMGPO             0x107A  /* G-PHY OFDM Power Offset (4 bytes, BigEndian) */
 254
 255 /* Values for SSB_SPROM1_BINF_CCODE */
 256 enum {
 257         SSB_SPROM1CCODE_WORLD = 0,
 258         SSB_SPROM1CCODE_THAILAND,
 259         SSB_SPROM1CCODE_ISRAEL,
 260         SSB_SPROM1CCODE_JORDAN,
 261         SSB_SPROM1CCODE_CHINA,
 262         SSB_SPROM1CCODE_JAPAN,
 263         SSB_SPROM1CCODE_USA_CANADA_ANZ,
 264         SSB_SPROM1CCODE_EUROPE,
 265         SSB_SPROM1CCODE_USA_LOW,
 266         SSB_SPROM1CCODE_JAPAN_HIGH,
 267         SSB_SPROM1CCODE_ALL,
 268         SSB_SPROM1CCODE_NONE,
 269 };
 270
 271 /* Address-Match values and masks (SSB_ADMATCH?) */
 272 #define SSB_ADM_TYPE                    0x00000003      /* Address type */
 273 #define  SSB_ADM_TYPE0                  0
 274 #define  SSB_ADM_TYPE1                  1
 275 #define  SSB_ADM_TYPE2                  2
 276 #define SSB_ADM_AD64                    0x00000004
 277 #define SSB_ADM_SZ0                     0x000000F8      /* Type0 size */
 278 #define SSB_ADM_SZ0_SHIFT               3
 279 #define SSB_ADM_SZ1                     0x000001F8      /* Type1 size */
 280 #define SSB_ADM_SZ1_SHIFT               3
 281 #define SSB_ADM_SZ2                     0x000001F8      /* Type2 size */
 282 #define SSB_ADM_SZ2_SHIFT               3
 283 #define SSB_ADM_EN                      0x00000400      /* Enable */
 284 #define SSB_ADM_NEG                     0x00000800      /* Negative decode */
 285 #define SSB_ADM_BASE0                   0xFFFFFF00      /* Type0 base address */
 286 #define SSB_ADM_BASE0_SHIFT             8
 287 #define SSB_ADM_BASE1                   0xFFFFF000      /* Type1 base address for the core */
 288 #define SSB_ADM_BASE1_SHIFT             12
 289 #define SSB_ADM_BASE2                   0xFFFF0000      /* Type2 base address for the core */
 290 #define SSB_ADM_BASE2_SHIFT             16
 291
 292
 293 #endif /* __KERNEL__ */
 294 #endif /* LINUX_SSB_REGS_H_ */