Corrected inverted DCD/DTR logic