<feed xmlns='http://www.w3.org/2005/Atom'>
<title>bcm63xx/atf/include, branch master</title>
<subtitle>Broadcom-s Trusted Firmware A</subtitle>
<id>https://git.openwrt.org/project/bcm63xx/atf/atom?h=master</id>
<link rel='self' href='https://git.openwrt.org/project/bcm63xx/atf/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/'/>
<updated>2021-12-24T12:15:12Z</updated>
<entry>
<title>Add Broadcom's code for bcm63xx support</title>
<updated>2021-12-24T12:15:12Z</updated>
<author>
<name>Rafał Miłecki</name>
</author>
<published>2021-12-24T12:15:12Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=e6d46baf3fae79f693f90bf34f7284c3dfc64aef'/>
<id>urn:sha1:e6d46baf3fae79f693f90bf34f7284c3dfc64aef</id>
<content type='text'>
This includes all bcm63xx families (some of them don't follow that
naming schema - like BCM4908). All that code has been extracted from the
RAXE500_RAXE450-V1.0.8.70_GPL_release.zip .

Signed-off-by: Rafał Miłecki &lt;rafal@milecki.pl&gt;
</content>
</entry>
<entry>
<title>Replace deprecated __ASSEMBLY__ macro with __ASSEMBLER__</title>
<updated>2019-10-11T12:12:24Z</updated>
<author>
<name>Balint Dobszay</name>
</author>
<published>2019-10-11T12:01:43Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=89632e6aeba8414c1901eecb5d885363c73448f0'/>
<id>urn:sha1:89632e6aeba8414c1901eecb5d885363c73448f0</id>
<content type='text'>
Change-Id: I497072575231730a216220f84a6d349a48eaf5e3
Signed-off-by: Balint Dobszay &lt;balint.dobszay@arm.com&gt;
</content>
</entry>
<entry>
<title>delay: correct timeout_init_us()</title>
<updated>2019-10-08T09:13:06Z</updated>
<author>
<name>Yann Gautier</name>
</author>
<published>2019-10-08T09:13:06Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=9d811b856ec1d10a1285aa2c43c3e1f3a411d54b'/>
<id>urn:sha1:9d811b856ec1d10a1285aa2c43c3e1f3a411d54b</id>
<content type='text'>
The function has to use read_cntpct_el0() to update the counter, and not
read_cntfrq_el0().

Change-Id: I9c676466e784c3122e9ffc2d87e66708797086e7
Signed-off-by: Yann Gautier &lt;yann.gautier@st.com&gt;
</content>
</entry>
<entry>
<title>Merge "Explicitly disable the SPME bit in MDCR_EL3" into integration</title>
<updated>2019-10-07T12:06:08Z</updated>
<author>
<name>Soby Mathew</name>
</author>
<published>2019-10-07T12:06:08Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=80003d86a60272ef82b8bca3c71ee358222b825b'/>
<id>urn:sha1:80003d86a60272ef82b8bca3c71ee358222b825b</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Merge "Neoverse N1 Errata Workaround 1542419" into integration</title>
<updated>2019-10-07T12:05:26Z</updated>
<author>
<name>Soby Mathew</name>
</author>
<published>2019-10-07T12:05:26Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=25792ce44332e7d043db2cc2451eb57fb5db7b09'/>
<id>urn:sha1:25792ce44332e7d043db2cc2451eb57fb5db7b09</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Explicitly disable the SPME bit in MDCR_EL3</title>
<updated>2019-10-07T10:50:07Z</updated>
<author>
<name>Petre-Ionut Tudor</name>
</author>
<published>2019-10-03T16:09:08Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=2a7adf2567aa103ced4a9a9b3ef8344935716d25'/>
<id>urn:sha1:2a7adf2567aa103ced4a9a9b3ef8344935716d25</id>
<content type='text'>
Currently the MDCR_EL3 initialisation implicitly disables
MDCR_EL3.SPME by using mov_imm.

This patch makes the SPME bit more visible by explicitly
disabling it and documenting its use in different versions
of the architecture.

Signed-off-by: Petre-Ionut Tudor &lt;petre-ionut.tudor@arm.com&gt;
Change-Id: I221fdf314f01622f46ac5aa43388f59fa17a29b3
</content>
</entry>
<entry>
<title>Neoverse N1 Errata Workaround 1542419</title>
<updated>2019-10-04T16:31:24Z</updated>
<author>
<name>laurenw-arm</name>
</author>
<published>2019-08-20T20:51:24Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=80942622fe760c23f0a677eac48aff37e90f4251'/>
<id>urn:sha1:80942622fe760c23f0a677eac48aff37e90f4251</id>
<content type='text'>
Coherent I-cache is causing a prefetch violation where when the core
executes an instruction that has recently been modified, the core might
fetch a stale instruction which violates the ordering of instruction
fetches.

The workaround includes an instruction sequence to implementation
defined registers to trap all EL0 IC IVAU instructions to EL3 and a trap
handler to execute a TLB inner-shareable invalidation to an arbitrary
address followed by a DSB.

Signed-off-by: Lauren Wehrmeister &lt;lauren.wehrmeister@arm.com&gt;
Change-Id: Ic3b7cbb11cf2eaf9005523ef5578a372593ae4d6
</content>
</entry>
<entry>
<title>delay: timeout detection support</title>
<updated>2019-10-03T18:57:25Z</updated>
<author>
<name>Lionel Debieve</name>
</author>
<published>2019-09-24T14:59:56Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=0711ee5cbc5645b55de1a751bd52dc8ce02ae037'/>
<id>urn:sha1:0711ee5cbc5645b55de1a751bd52dc8ce02ae037</id>
<content type='text'>
Introduce timeout_init_us/timeout_elapsed() delay tracking with CNTPCT.

timeout_init_us(some_timeout_us); returns a reference to detect
timeout for the provided microsecond delay value from current time.

timeout_elapsed(reference) return true/false whether the reference
timeout is elapsed.

Cherry picked from OP-TEE implementation [1].
  [1] commit 33d30a74502b ("core: timeout detection support")

Minor:
- Remove stm32mp platform duplicated implementation.
- Add new include in marvell ble.mk

Signed-off-by: Etienne Carriere &lt;etienne.carriere@linaro.org&gt;
Signed-off-by: Lionel Debieve &lt;lionel.debieve@st.com&gt;
Change-Id: Iaef6d43c11a2e6992fb48efdc674a0552755ad9c
</content>
</entry>
<entry>
<title>Introducing support for Cortex-A65AE</title>
<updated>2019-10-03T13:38:31Z</updated>
<author>
<name>Imre Kis</name>
</author>
<published>2019-07-22T12:36:30Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=78f02ae2968dd0a78e0e686f8cf0886fa296f4eb'/>
<id>urn:sha1:78f02ae2968dd0a78e0e686f8cf0886fa296f4eb</id>
<content type='text'>
Change-Id: I1ea2bf088f1e001cdbd377cbfb7c6a2866af0422
Signed-off-by: Imre Kis &lt;imre.kis@arm.com&gt;
</content>
</entry>
<entry>
<title>Merge changes from topic "stm32mp_corrections_w40" into integration</title>
<updated>2019-10-03T13:32:45Z</updated>
<author>
<name>Soby Mathew</name>
</author>
<published>2019-10-03T13:32:45Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/atf/commit/?id=2d35bc1386ee80904be0df7dd5b3eb958dc685e2'/>
<id>urn:sha1:2d35bc1386ee80904be0df7dd5b3eb958dc685e2</id>
<content type='text'>
* changes:
  gpio: stm32_gpio: do not mix error code types
  fdts: stm32mp1: move FDCAN to PLL4_R
  mmc: increase delay between ACMD41 retries
  crypto: stm32_hash: align stm32_hash_update() prototype
</content>
</entry>
</feed>
