<feed xmlns='http://www.w3.org/2005/Atom'>
<title>bcm63xx/u-boot/arch/arm/include/asm/arch-imx8m, branch master</title>
<subtitle>Broadcom-s U-Boot</subtitle>
<id>https://git.openwrt.org/project/bcm63xx/u-boot/atom?h=master</id>
<link rel='self' href='https://git.openwrt.org/project/bcm63xx/u-boot/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/u-boot/'/>
<updated>2019-06-11T08:43:00Z</updated>
<entry>
<title>imx: define ARCH_MXC for i.MX8/8M/7ULP</title>
<updated>2019-06-11T08:43:00Z</updated>
<author>
<name>Peng Fan</name>
</author>
<published>2019-05-09T08:33:55Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/u-boot/commit/?id=16529ff255a37df29133ebffc62e59793cbf6d86'/>
<id>urn:sha1:16529ff255a37df29133ebffc62e59793cbf6d86</id>
<content type='text'>
Without this definition, fsl_esdhc will access reserved registers
on i.MX chips, so define ARCH_MXC to fix it.

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Reviewed-by: Fabio Estevam &lt;festevam@gmail.com&gt;
</content>
</entry>
<entry>
<title>imx8m: ddr: removed unused macros</title>
<updated>2019-01-01T13:12:18Z</updated>
<author>
<name>Peng Fan</name>
</author>
<published>2018-12-03T12:41:09Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/u-boot/commit/?id=416f63194b7188f22156507d9e3652f19b1bb844'/>
<id>urn:sha1:416f63194b7188f22156507d9e3652f19b1bb844</id>
<content type='text'>
Remove unused DDRC register macros.

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>drivers: ddr: introduce DDR driver for i.MX8M</title>
<updated>2019-01-01T13:12:18Z</updated>
<author>
<name>Peng Fan</name>
</author>
<published>2018-11-20T10:19:57Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/u-boot/commit/?id=e3963c0943042afcb38d99041a8dc3d55f092f5f'/>
<id>urn:sha1:e3963c0943042afcb38d99041a8dc3d55f092f5f</id>
<content type='text'>
Introduce DDR driver for i.MX8M. The driver will be used by SPL to
initialze DDR PHY and DDR Controller.

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx: imx8m: add lpddr4 header file</title>
<updated>2019-01-01T13:12:18Z</updated>
<author>
<name>Peng Fan</name>
</author>
<published>2018-11-20T10:19:53Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/u-boot/commit/?id=389023ced09e63f2f870a8ec2aa83276906bce6b'/>
<id>urn:sha1:389023ced09e63f2f870a8ec2aa83276906bce6b</id>
<content type='text'>
Introduce lpddr4 header file

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx: imx8m: clock refactor dram pll part</title>
<updated>2019-01-01T13:12:18Z</updated>
<author>
<name>Peng Fan</name>
</author>
<published>2018-11-20T10:19:32Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/u-boot/commit/?id=b3e5cb8d3594817326819127fb4942aa39914003'/>
<id>urn:sha1:b3e5cb8d3594817326819127fb4942aa39914003</id>
<content type='text'>
Refactor dram_pll_init to accept args to configure different pll freq.
Introduce dram_enable_bypass and dram_disable_bypass

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx: rename mx8m,MX8M to imx8m,IMX8M</title>
<updated>2019-01-01T13:12:18Z</updated>
<author>
<name>Peng Fan</name>
</author>
<published>2018-11-20T10:19:25Z</published>
<link rel='alternate' type='text/html' href='https://git.openwrt.org/project/bcm63xx/u-boot/commit/?id=cd357ad112326d07b7cc3f0a96aef6752ce74574'/>
<id>urn:sha1:cd357ad112326d07b7cc3f0a96aef6752ce74574</id>
<content type='text'>
Rename mx8m,MX8M to imx8m,IMX8M

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Signed-off-by: Jon Nettleton &lt;jon@solid-run.com&gt;
</content>
</entry>
</feed>
