target/linux/bmips/patches-5.10/004-v5.12-mips-bmips-dts-add-BCM6328-reset-controller-support.patch

   1 From 83f865d7e32e40b4903b1f83537c63fc5cdf1eb8 Mon Sep 17 00:00:00 2001
   2 From: =?UTF-8?q?=C3=81lvaro=20Fern=C3=A1ndez=20Rojas?= <noltari@gmail.com>
   3 Date: Wed, 17 Jun 2020 12:50:36 +0200
   4 Subject: [PATCH 4/9] mips: bmips: dts: add BCM6328 reset controller support
   5 MIME-Version: 1.0
   6 Content-Type: text/plain; charset=UTF-8
   7 Content-Transfer-Encoding: 8bit
   8
   9 BCM6328 SoCs have a reset controller for certain components.
  10
  11 Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
  12 Acked-by: Florian Fainelli <f.fainelli@gmail.com>
  13 Reviewed-by: Rob Herring <robh@kernel.org>
  14 Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
  15 ---
  16  arch/mips/boot/dts/brcm/bcm6328.dtsi      |  6 ++++++
  17  include/dt-bindings/reset/bcm6328-reset.h | 18 ++++++++++++++++++
  18  2 files changed, 24 insertions(+)
  19  create mode 100644 include/dt-bindings/reset/bcm6328-reset.h
  20
  21 --- a/arch/mips/boot/dts/brcm/bcm6328.dtsi
  22 +++ b/arch/mips/boot/dts/brcm/bcm6328.dtsi
  23 @@ -57,6 +57,12 @@
  24                         #clock-cells = <1>;
  25                 };
  26
  27 +               periph_rst: reset-controller@10000010 {
  28 +                       compatible = "brcm,bcm6345-reset";
  29 +                       reg = <0x10000010 0x4>;
  30 +                       #reset-cells = <1>;
  31 +               };
  32 +
  33                 periph_intc: interrupt-controller@10000020 {
  34                         compatible = "brcm,bcm6345-l1-intc";
  35                         reg = <0x10000020 0x10>,
  36 --- /dev/null
  37 +++ b/include/dt-bindings/reset/bcm6328-reset.h
  38 @@ -0,0 +1,18 @@
  39 +/* SPDX-License-Identifier: GPL-2.0+ */
  40 +
  41 +#ifndef __DT_BINDINGS_RESET_BCM6328_H
  42 +#define __DT_BINDINGS_RESET_BCM6328_H
  43 +
  44 +#define BCM6328_RST_SPI                0
  45 +#define BCM6328_RST_EPHY       1
  46 +#define BCM6328_RST_SAR                2
  47 +#define BCM6328_RST_ENETSW     3
  48 +#define BCM6328_RST_USBS       4
  49 +#define BCM6328_RST_USBH       5
  50 +#define BCM6328_RST_PCM                6
  51 +#define BCM6328_RST_PCIE_CORE  7
  52 +#define BCM6328_RST_PCIE       8
  53 +#define BCM6328_RST_PCIE_EXT   9
  54 +#define BCM6328_RST_PCIE_HARD  10
  55 +
  56 +#endif /* __DT_BINDINGS_RESET_BCM6328_H */