05ff1ee75acf453e5aff0075002d3813fe9b1a01
2 * Gary Jennejohn (C) 2003 <gj@denx.de>
3 * Copyright (C) 2007 Felix Fietkau <nbd@openwrt.org>
4 * Copyright (C) 2007 John Crispin <blogic@openwrt.org>
6 * This program is free software; you can distribute it and/or modify it
7 * under the terms of the GNU General Public License (Version 2) as
8 * published by the Free Software Foundation.
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
15 * You should have received a copy of the GNU General Public License along
16 * with this program; if not, write to the Free Software Foundation, Inc.,
17 * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
19 * Routines for generic manipulation of the interrupts found on the
23 #include <linux/init.h>
24 #include <linux/sched.h>
25 #include <linux/slab.h>
26 #include <linux/interrupt.h>
27 #include <linux/kernel_stat.h>
28 #include <linux/module.h>
30 #include <asm/amazon/amazon.h>
31 #include <asm/amazon/irq.h>
32 #include <asm/bootinfo.h>
33 #include <asm/irq_cpu.h>
37 static void amazon_disable_irq(struct irq_data
*d
)
40 u32 amazon_ier
= AMAZON_ICU_IM0_IER
;
41 unsigned int irq_nr
= d
->irq
;
43 if (irq_nr
<= INT_NUM_IM0_IRL11
&& irq_nr
>= INT_NUM_IM0_IRL0
)
44 amazon_writel(amazon_readl(amazon_ier
) & (~(AMAZON_DMA_H_MASK
)), amazon_ier
);
46 irq_nr
-= INT_NUM_IRQ0
;
47 for (i
= 0; i
<= 4; i
++)
50 amazon_writel(amazon_readl(amazon_ier
) & ~(1 << irq_nr
), amazon_ier
);
57 static void amazon_mask_and_ack_irq(struct irq_data
*d
)
60 u32 amazon_ier
= AMAZON_ICU_IM0_IER
;
61 u32 amazon_isr
= AMAZON_ICU_IM0_ISR
;
62 unsigned int irq_nr
= d
->irq
;
64 if (irq_nr
<= INT_NUM_IM0_IRL11
&& irq_nr
>= INT_NUM_IM0_IRL0
){
65 amazon_writel(amazon_readl(amazon_ier
) & (~(AMAZON_DMA_H_MASK
)), amazon_ier
);
66 amazon_writel(AMAZON_DMA_H_MASK
, amazon_isr
);
68 irq_nr
-= INT_NUM_IRQ0
;
69 for (i
= 0; i
<= 4; i
++)
72 amazon_writel(amazon_readl(amazon_ier
) & ~(1 << irq_nr
), amazon_ier
);
73 amazon_writel((1 << irq_nr
), amazon_isr
);
82 static void amazon_enable_irq(struct irq_data
*d
)
85 u32 amazon_ier
= AMAZON_ICU_IM0_IER
;
86 unsigned int irq_nr
= d
->irq
;
88 if (irq_nr
<= INT_NUM_IM0_IRL11
&& irq_nr
>= INT_NUM_IM0_IRL0
)
89 amazon_writel(amazon_readl(amazon_ier
) | AMAZON_DMA_H_MASK
, amazon_ier
);
91 irq_nr
-= INT_NUM_IRQ0
;
92 for (i
= 0; i
<= 4; i
++)
95 amazon_writel(amazon_readl(amazon_ier
) | (1 << irq_nr
), amazon_ier
);
102 static unsigned int amazon_startup_irq(struct irq_data
*d
)
104 amazon_enable_irq(d
);
108 static struct irq_chip amazon_irq_type
= {
110 .irq_startup
= amazon_startup_irq
,
111 .irq_enable
= amazon_enable_irq
,
112 .irq_disable
= amazon_disable_irq
,
113 .irq_unmask
= amazon_enable_irq
,
114 .irq_ack
= amazon_mask_and_ack_irq
,
115 .irq_mask
= amazon_disable_irq
,
116 .irq_mask_ack
= amazon_mask_and_ack_irq
,
119 /* Cascaded interrupts from IM0-4 */
120 static inline void amazon_hw_irqdispatch(u8 line
)
124 irq
= (amazon_readl(AMAZON_ICU_IM_VEC
) >> (line
* 5)) & AMAZON_ICU_IM0_VEC_MASK
;
125 if (line
== 0 && irq
<= 11 && irq
>= 0) {
126 //DMA fixed to IM0_IRL0
129 do_IRQ(irq
+ INT_NUM_IRQ0
+ (line
* 32));
132 asmlinkage
void plat_irq_dispatch(void)
134 unsigned int pending
= read_c0_status() & read_c0_cause() & ST0_IM
;
135 if (pending
& CAUSEF_IP7
){
136 do_IRQ(MIPS_CPU_TIMER_IRQ
);
140 for (i
= 0; i
<= 4; i
++)
142 if(pending
& (CAUSEF_IP2
<< i
)){
143 amazon_hw_irqdispatch(i
);
148 printk("Spurious IRQ: CAUSE=0x%08x\n", read_c0_status());
153 static struct irqaction cascade
= {
154 .handler
= no_action
,
155 .flags
= IRQF_DISABLED
,
159 void __init
arch_init_irq(void)
163 /* mask all interrupt sources */
164 for(i
= 0; i
<= 4; i
++){
165 amazon_writel(0, AMAZON_ICU_IM0_IER
+ (i
* 0x10));
170 /* set up irq cascade */
171 for (i
= 2; i
<= 6; i
++) {
172 setup_irq(i
, &cascade
);
175 for (i
= INT_NUM_IRQ0
; i
<= INT_NUM_IM4_IRL31
; i
++)
176 irq_set_chip_and_handler(i
, &amazon_irq_type
,
179 set_c0_status(IE_IRQ0
| IE_IRQ1
| IE_IRQ2
| IE_IRQ3
| IE_IRQ4
| IE_IRQ5
);
182 void __cpuinit
arch_fixup_c0_irqs(void)
184 /* FIXME: check for CPUID and only do fix for specific chips/versions */
185 cp0_compare_irq
= CP0_LEGACY_COMPARE_IRQ
;
186 cp0_perfcount_irq
= CP0_LEGACY_PERFCNT_IRQ
;