projects / openwrt / openwrt.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
generic: rtl8366: standardize read_debugfs_mibs functions
[openwrt/openwrt.git] / target / linux / generic / files / drivers / net / phy / rtl8366s.c
1 /*
2 * Platform driver for the Realtek RTL8366S ethernet switch
3 *
4 * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
5 * Copyright (C) 2010 Antti Seppälä <a.seppala@gmail.com>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License version 2 as published
9 * by the Free Software Foundation.
10 */
11
12 #include <linux/kernel.h>
13 #include <linux/module.h>
14 #include <linux/init.h>
15 #include <linux/platform_device.h>
16 #include <linux/delay.h>
17 #include <linux/skbuff.h>
18 #include <linux/switch.h>
19 #include <linux/rtl8366s.h>
20
21 #include "rtl8366_smi.h"
22
23 #ifdef CONFIG_RTL8366S_PHY_DEBUG_FS
24 #include <linux/debugfs.h>
25 #endif
26
27 #define RTL8366S_DRIVER_DESC "Realtek RTL8366S ethernet switch driver"
28 #define RTL8366S_DRIVER_VER "0.2.2"
29
30 #define RTL8366S_PHY_NO_MAX 4
31 #define RTL8366S_PHY_PAGE_MAX 7
32 #define RTL8366S_PHY_ADDR_MAX 31
33
34 #define RTL8366S_CHIP_GLOBAL_CTRL_REG 0x0000
35 #define RTL8366S_CHIP_CTRL_VLAN (1 << 13)
36
37 /* Switch Global Configuration register */
38 #define RTL8366S_SGCR 0x0000
39 #define RTL8366S_SGCR_EN_BC_STORM_CTRL BIT(0)
40 #define RTL8366S_SGCR_MAX_LENGTH(_x) (_x << 4)
41 #define RTL8366S_SGCR_MAX_LENGTH_MASK RTL8366S_SGCR_MAX_LENGTH(0x3)
42 #define RTL8366S_SGCR_MAX_LENGTH_1522 RTL8366S_SGCR_MAX_LENGTH(0x0)
43 #define RTL8366S_SGCR_MAX_LENGTH_1536 RTL8366S_SGCR_MAX_LENGTH(0x1)
44 #define RTL8366S_SGCR_MAX_LENGTH_1552 RTL8366S_SGCR_MAX_LENGTH(0x2)
45 #define RTL8366S_SGCR_MAX_LENGTH_16000 RTL8366S_SGCR_MAX_LENGTH(0x3)
46
47 /* Port Enable Control register */
48 #define RTL8366S_PECR 0x0001
49
50 /* Switch Security Control registers */
51 #define RTL8366S_SSCR0 0x0002
52 #define RTL8366S_SSCR1 0x0003
53 #define RTL8366S_SSCR2 0x0004
54 #define RTL8366S_SSCR2_DROP_UNKNOWN_DA BIT(0)
55
56 #define RTL8366S_RESET_CTRL_REG 0x0100
57 #define RTL8366S_CHIP_CTRL_RESET_HW 1
58 #define RTL8366S_CHIP_CTRL_RESET_SW (1 << 1)
59
60 #define RTL8366S_CHIP_VERSION_CTRL_REG 0x0104
61 #define RTL8366S_CHIP_VERSION_MASK 0xf
62 #define RTL8366S_CHIP_ID_REG 0x0105
63 #define RTL8366S_CHIP_ID_8366 0x8366
64
65 /* PHY registers control */
66 #define RTL8366S_PHY_ACCESS_CTRL_REG 0x8028
67 #define RTL8366S_PHY_ACCESS_DATA_REG 0x8029
68
69 #define RTL8366S_PHY_CTRL_READ 1
70 #define RTL8366S_PHY_CTRL_WRITE 0
71
72 #define RTL8366S_PHY_REG_MASK 0x1f
73 #define RTL8366S_PHY_PAGE_OFFSET 5
74 #define RTL8366S_PHY_PAGE_MASK (0x7 << 5)
75 #define RTL8366S_PHY_NO_OFFSET 9
76 #define RTL8366S_PHY_NO_MASK (0x1f << 9)
77
78 /* LED control registers */
79 #define RTL8366S_LED_BLINKRATE_REG 0x0420
80 #define RTL8366S_LED_BLINKRATE_BIT 0
81 #define RTL8366S_LED_BLINKRATE_MASK 0x0007
82
83 #define RTL8366S_LED_CTRL_REG 0x0421
84 #define RTL8366S_LED_0_1_CTRL_REG 0x0422
85 #define RTL8366S_LED_2_3_CTRL_REG 0x0423
86
87 #define RTL8366S_MIB_COUNT 33
88 #define RTL8366S_GLOBAL_MIB_COUNT 1
89 #define RTL8366S_MIB_COUNTER_PORT_OFFSET 0x0040
90 #define RTL8366S_MIB_COUNTER_BASE 0x1000
91 #define RTL8366S_MIB_COUNTER_PORT_OFFSET2 0x0008
92 #define RTL8366S_MIB_COUNTER_BASE2 0x1180
93 #define RTL8366S_MIB_CTRL_REG 0x11F0
94 #define RTL8366S_MIB_CTRL_USER_MASK 0x01FF
95 #define RTL8366S_MIB_CTRL_BUSY_MASK 0x0001
96 #define RTL8366S_MIB_CTRL_RESET_MASK 0x0002
97
98 #define RTL8366S_MIB_CTRL_GLOBAL_RESET_MASK 0x0004
99 #define RTL8366S_MIB_CTRL_PORT_RESET_BIT 0x0003
100 #define RTL8366S_MIB_CTRL_PORT_RESET_MASK 0x01FC
101
102
103 #define RTL8366S_PORT_VLAN_CTRL_BASE 0x0058
104 #define RTL8366S_PORT_VLAN_CTRL_REG(_p) \
105 (RTL8366S_PORT_VLAN_CTRL_BASE + (_p) / 4)
106 #define RTL8366S_PORT_VLAN_CTRL_MASK 0xf
107 #define RTL8366S_PORT_VLAN_CTRL_SHIFT(_p) (4 * ((_p) % 4))
108
109
110 #define RTL8366S_VLAN_TABLE_READ_BASE 0x018B
111 #define RTL8366S_VLAN_TABLE_WRITE_BASE 0x0185
112
113 #define RTL8366S_VLAN_TB_CTRL_REG 0x010F
114
115 #define RTL8366S_TABLE_ACCESS_CTRL_REG 0x0180
116 #define RTL8366S_TABLE_VLAN_READ_CTRL 0x0E01
117 #define RTL8366S_TABLE_VLAN_WRITE_CTRL 0x0F01
118
119 #define RTL8366S_VLAN_MEMCONF_BASE 0x0016
120
121
122 #define RTL8366S_PORT_LINK_STATUS_BASE 0x0060
123 #define RTL8366S_PORT_STATUS_SPEED_MASK 0x0003
124 #define RTL8366S_PORT_STATUS_DUPLEX_MASK 0x0004
125 #define RTL8366S_PORT_STATUS_LINK_MASK 0x0010
126 #define RTL8366S_PORT_STATUS_TXPAUSE_MASK 0x0020
127 #define RTL8366S_PORT_STATUS_RXPAUSE_MASK 0x0040
128 #define RTL8366S_PORT_STATUS_AN_MASK 0x0080
129
130
131 #define RTL8366S_PORT_NUM_CPU 5
132 #define RTL8366S_NUM_PORTS 6
133 #define RTL8366S_NUM_VLANS 16
134 #define RTL8366S_NUM_LEDGROUPS 4
135 #define RTL8366S_NUM_VIDS 4096
136 #define RTL8366S_PRIORITYMAX 7
137 #define RTL8366S_FIDMAX 7
138
139
140 #define RTL8366S_PORT_1 (1 << 0) /* In userspace port 0 */
141 #define RTL8366S_PORT_2 (1 << 1) /* In userspace port 1 */
142 #define RTL8366S_PORT_3 (1 << 2) /* In userspace port 2 */
143 #define RTL8366S_PORT_4 (1 << 3) /* In userspace port 3 */
144
145 #define RTL8366S_PORT_UNKNOWN (1 << 4) /* No known connection */
146 #define RTL8366S_PORT_CPU (1 << 5) /* CPU port */
147
148 #define RTL8366S_PORT_ALL (RTL8366S_PORT_1 | \
149 RTL8366S_PORT_2 | \
150 RTL8366S_PORT_3 | \
151 RTL8366S_PORT_4 | \
152 RTL8366S_PORT_UNKNOWN | \
153 RTL8366S_PORT_CPU)
154
155 #define RTL8366S_PORT_ALL_BUT_CPU (RTL8366S_PORT_1 | \
156 RTL8366S_PORT_2 | \
157 RTL8366S_PORT_3 | \
158 RTL8366S_PORT_4 | \
159 RTL8366S_PORT_UNKNOWN)
160
161 #define RTL8366S_PORT_ALL_EXTERNAL (RTL8366S_PORT_1 | \
162 RTL8366S_PORT_2 | \
163 RTL8366S_PORT_3 | \
164 RTL8366S_PORT_4)
165
166 #define RTL8366S_PORT_ALL_INTERNAL (RTL8366S_PORT_UNKNOWN | \
167 RTL8366S_PORT_CPU)
168
169 struct rtl8366s {
170 struct device *parent;
171 struct rtl8366_smi smi;
172 struct switch_dev dev;
173 };
174
175 struct rtl8366s_vlan_mc {
176 u16 reserved2:1;
177 u16 priority:3;
178 u16 vid:12;
179
180 u16 reserved1:1;
181 u16 fid:3;
182 u16 untag:6;
183 u16 member:6;
184 };
185
186 struct rtl8366s_vlan_4k {
187 u16 reserved1:4;
188 u16 vid:12;
189
190 u16 reserved2:1;
191 u16 fid:3;
192 u16 untag:6;
193 u16 member:6;
194 };
195
196 static struct rtl8366_mib_counter rtl8366s_mib_counters[] = {
197 { 0, 0, 4, "IfInOctets" },
198 { 0, 4, 4, "EtherStatsOctets" },
199 { 0, 8, 2, "EtherStatsUnderSizePkts" },
200 { 0, 10, 2, "EtherFragments" },
201 { 0, 12, 2, "EtherStatsPkts64Octets" },
202 { 0, 14, 2, "EtherStatsPkts65to127Octets" },
203 { 0, 16, 2, "EtherStatsPkts128to255Octets" },
204 { 0, 18, 2, "EtherStatsPkts256to511Octets" },
205 { 0, 20, 2, "EtherStatsPkts512to1023Octets" },
206 { 0, 22, 2, "EtherStatsPkts1024to1518Octets" },
207 { 0, 24, 2, "EtherOversizeStats" },
208 { 0, 26, 2, "EtherStatsJabbers" },
209 { 0, 28, 2, "IfInUcastPkts" },
210 { 0, 30, 2, "EtherStatsMulticastPkts" },
211 { 0, 32, 2, "EtherStatsBroadcastPkts" },
212 { 0, 34, 2, "EtherStatsDropEvents" },
213 { 0, 36, 2, "Dot3StatsFCSErrors" },
214 { 0, 38, 2, "Dot3StatsSymbolErrors" },
215 { 0, 40, 2, "Dot3InPauseFrames" },
216 { 0, 42, 2, "Dot3ControlInUnknownOpcodes" },
217 { 0, 44, 4, "IfOutOctets" },
218 { 0, 48, 2, "Dot3StatsSingleCollisionFrames" },
219 { 0, 50, 2, "Dot3StatMultipleCollisionFrames" },
220 { 0, 52, 2, "Dot3sDeferredTransmissions" },
221 { 0, 54, 2, "Dot3StatsLateCollisions" },
222 { 0, 56, 2, "EtherStatsCollisions" },
223 { 0, 58, 2, "Dot3StatsExcessiveCollisions" },
224 { 0, 60, 2, "Dot3OutPauseFrames" },
225 { 0, 62, 2, "Dot1dBasePortDelayExceededDiscards" },
226
227 /*
228 * The following counters are accessible at a different
229 * base address.
230 */
231 { 1, 0, 2, "Dot1dTpPortInDiscards" },
232 { 1, 2, 2, "IfOutUcastPkts" },
233 { 1, 4, 2, "IfOutMulticastPkts" },
234 { 1, 6, 2, "IfOutBroadcastPkts" },
235 };
236
237 #define REG_WR(_smi, _reg, _val) \
238 do { \
239 err = rtl8366_smi_write_reg(_smi, _reg, _val); \
240 if (err) \
241 return err; \
242 } while (0)
243
244 #define REG_RMW(_smi, _reg, _mask, _val) \
245 do { \
246 err = rtl8366_smi_rmwr(_smi, _reg, _mask, _val); \
247 if (err) \
248 return err; \
249 } while (0)
250
251 static inline struct rtl8366s *smi_to_rtl8366s(struct rtl8366_smi *smi)
252 {
253 return container_of(smi, struct rtl8366s, smi);
254 }
255
256 static inline struct rtl8366s *sw_to_rtl8366s(struct switch_dev *sw)
257 {
258 return container_of(sw, struct rtl8366s, dev);
259 }
260
261 static inline struct rtl8366_smi *sw_to_rtl8366_smi(struct switch_dev *sw)
262 {
263 struct rtl8366s *rtl = sw_to_rtl8366s(sw);
264 return &rtl->smi;
265 }
266
267 static int rtl8366s_reset_chip(struct rtl8366_smi *smi)
268 {
269 int timeout = 10;
270 u32 data;
271
272 rtl8366_smi_write_reg(smi, RTL8366S_RESET_CTRL_REG,
273 RTL8366S_CHIP_CTRL_RESET_HW);
274 do {
275 msleep(1);
276 if (rtl8366_smi_read_reg(smi, RTL8366S_RESET_CTRL_REG, &data))
277 return -EIO;
278
279 if (!(data & RTL8366S_CHIP_CTRL_RESET_HW))
280 break;
281 } while (--timeout);
282
283 if (!timeout) {
284 printk("Timeout waiting for the switch to reset\n");
285 return -EIO;
286 }
287
288 return 0;
289 }
290
291 static int rtl8366s_hw_init(struct rtl8366_smi *smi)
292 {
293 int err;
294
295 /* set maximum packet length to 1536 bytes */
296 REG_RMW(smi, RTL8366S_SGCR, RTL8366S_SGCR_MAX_LENGTH_MASK,
297 RTL8366S_SGCR_MAX_LENGTH_1536);
298
299 /* enable all ports */
300 REG_WR(smi, RTL8366S_PECR, 0);
301
302 /* disable learning for all ports */
303 REG_WR(smi, RTL8366S_SSCR0, RTL8366S_PORT_ALL);
304
305 /* disable auto ageing for all ports */
306 REG_WR(smi, RTL8366S_SSCR1, RTL8366S_PORT_ALL);
307
308 /* don't drop packets whose DA has not been learned */
309 REG_RMW(smi, RTL8366S_SSCR2, RTL8366S_SSCR2_DROP_UNKNOWN_DA, 0);
310
311 return 0;
312 }
313
314 static int rtl8366s_read_phy_reg(struct rtl8366_smi *smi,
315 u32 phy_no, u32 page, u32 addr, u32 *data)
316 {
317 u32 reg;
318 int ret;
319
320 if (phy_no > RTL8366S_PHY_NO_MAX)
321 return -EINVAL;
322
323 if (page > RTL8366S_PHY_PAGE_MAX)
324 return -EINVAL;
325
326 if (addr > RTL8366S_PHY_ADDR_MAX)
327 return -EINVAL;
328
329 ret = rtl8366_smi_write_reg(smi, RTL8366S_PHY_ACCESS_CTRL_REG,
330 RTL8366S_PHY_CTRL_READ);
331 if (ret)
332 return ret;
333
334 reg = 0x8000 | (1 << (phy_no + RTL8366S_PHY_NO_OFFSET)) |
335 ((page << RTL8366S_PHY_PAGE_OFFSET) & RTL8366S_PHY_PAGE_MASK) |
336 (addr & RTL8366S_PHY_REG_MASK);
337
338 ret = rtl8366_smi_write_reg(smi, reg, 0);
339 if (ret)
340 return ret;
341
342 ret = rtl8366_smi_read_reg(smi, RTL8366S_PHY_ACCESS_DATA_REG, data);
343 if (ret)
344 return ret;
345
346 return 0;
347 }
348
349 static int rtl8366s_write_phy_reg(struct rtl8366_smi *smi,
350 u32 phy_no, u32 page, u32 addr, u32 data)
351 {
352 u32 reg;
353 int ret;
354
355 if (phy_no > RTL8366S_PHY_NO_MAX)
356 return -EINVAL;
357
358 if (page > RTL8366S_PHY_PAGE_MAX)
359 return -EINVAL;
360
361 if (addr > RTL8366S_PHY_ADDR_MAX)
362 return -EINVAL;
363
364 ret = rtl8366_smi_write_reg(smi, RTL8366S_PHY_ACCESS_CTRL_REG,
365 RTL8366S_PHY_CTRL_WRITE);
366 if (ret)
367 return ret;
368
369 reg = 0x8000 | (1 << (phy_no + RTL8366S_PHY_NO_OFFSET)) |
370 ((page << RTL8366S_PHY_PAGE_OFFSET) & RTL8366S_PHY_PAGE_MASK) |
371 (addr & RTL8366S_PHY_REG_MASK);
372
373 ret = rtl8366_smi_write_reg(smi, reg, data);
374 if (ret)
375 return ret;
376
377 return 0;
378 }
379
380 static int rtl8366_get_mib_counter(struct rtl8366_smi *smi, int counter,
381 int port, unsigned long long *val)
382 {
383 int i;
384 int err;
385 u32 addr, data;
386 u64 mibvalue;
387
388 if (port > RTL8366S_NUM_PORTS || counter >= RTL8366S_MIB_COUNT)
389 return -EINVAL;
390
391 switch (rtl8366s_mib_counters[counter].base) {
392 case 0:
393 addr = RTL8366S_MIB_COUNTER_BASE +
394 RTL8366S_MIB_COUNTER_PORT_OFFSET * port;
395 break;
396
397 case 1:
398 addr = RTL8366S_MIB_COUNTER_BASE2 +
399 RTL8366S_MIB_COUNTER_PORT_OFFSET2 * port;
400 break;
401
402 default:
403 return -EINVAL;
404 }
405
406 addr += rtl8366s_mib_counters[counter].offset;
407
408 /*
409 * Writing access counter address first
410 * then ASIC will prepare 64bits counter wait for being retrived
411 */
412 data = 0; /* writing data will be discard by ASIC */
413 err = rtl8366_smi_write_reg(smi, addr, data);
414 if (err)
415 return err;
416
417 /* read MIB control register */
418 err = rtl8366_smi_read_reg(smi, RTL8366S_MIB_CTRL_REG, &data);
419 if (err)
420 return err;
421
422 if (data & RTL8366S_MIB_CTRL_BUSY_MASK)
423 return -EBUSY;
424
425 if (data & RTL8366S_MIB_CTRL_RESET_MASK)
426 return -EIO;
427
428 mibvalue = 0;
429 for (i = rtl8366s_mib_counters[counter].length; i > 0; i--) {
430 err = rtl8366_smi_read_reg(smi, addr + (i - 1), &data);
431 if (err)
432 return err;
433
434 mibvalue = (mibvalue << 16) | (data & 0xFFFF);
435 }
436
437 *val = mibvalue;
438 return 0;
439 }
440
441 static int rtl8366s_get_vlan_4k(struct rtl8366_smi *smi, u32 vid,
442 struct rtl8366_vlan_4k *vlan4k)
443 {
444 struct rtl8366s_vlan_4k vlan4k_priv;
445 int err;
446 u32 data;
447 u16 *tableaddr;
448
449 memset(vlan4k, '\0', sizeof(struct rtl8366_vlan_4k));
450 vlan4k_priv.vid = vid;
451
452 if (vid >= RTL8366S_NUM_VIDS)
453 return -EINVAL;
454
455 tableaddr = (u16 *)&vlan4k_priv;
456
457 /* write VID */
458 data = *tableaddr;
459 err = rtl8366_smi_write_reg(smi, RTL8366S_VLAN_TABLE_WRITE_BASE, data);
460 if (err)
461 return err;
462
463 /* write table access control word */
464 err = rtl8366_smi_write_reg(smi, RTL8366S_TABLE_ACCESS_CTRL_REG,
465 RTL8366S_TABLE_VLAN_READ_CTRL);
466 if (err)
467 return err;
468
469 err = rtl8366_smi_read_reg(smi, RTL8366S_VLAN_TABLE_READ_BASE, &data);
470 if (err)
471 return err;
472
473 *tableaddr = data;
474 tableaddr++;
475
476 err = rtl8366_smi_read_reg(smi, RTL8366S_VLAN_TABLE_READ_BASE + 1,
477 &data);
478 if (err)
479 return err;
480
481 *tableaddr = data;
482
483 vlan4k->vid = vid;
484 vlan4k->untag = vlan4k_priv.untag;
485 vlan4k->member = vlan4k_priv.member;
486 vlan4k->fid = vlan4k_priv.fid;
487
488 return 0;
489 }
490
491 static int rtl8366s_set_vlan_4k(struct rtl8366_smi *smi,
492 const struct rtl8366_vlan_4k *vlan4k)
493 {
494 struct rtl8366s_vlan_4k vlan4k_priv;
495 int err;
496 u32 data;
497 u16 *tableaddr;
498
499 if (vlan4k->vid >= RTL8366S_NUM_VIDS ||
500 vlan4k->member > RTL8366S_PORT_ALL ||
501 vlan4k->untag > RTL8366S_PORT_ALL ||
502 vlan4k->fid > RTL8366S_FIDMAX)
503 return -EINVAL;
504
505 vlan4k_priv.vid = vlan4k->vid;
506 vlan4k_priv.untag = vlan4k->untag;
507 vlan4k_priv.member = vlan4k->member;
508 vlan4k_priv.fid = vlan4k->fid;
509
510 tableaddr = (u16 *)&vlan4k_priv;
511
512 data = *tableaddr;
513
514 err = rtl8366_smi_write_reg(smi, RTL8366S_VLAN_TABLE_WRITE_BASE, data);
515 if (err)
516 return err;
517
518 tableaddr++;
519
520 data = *tableaddr;
521
522 err = rtl8366_smi_write_reg(smi, RTL8366S_VLAN_TABLE_WRITE_BASE + 1,
523 data);
524 if (err)
525 return err;
526
527 /* write table access control word */
528 err = rtl8366_smi_write_reg(smi, RTL8366S_TABLE_ACCESS_CTRL_REG,
529 RTL8366S_TABLE_VLAN_WRITE_CTRL);
530
531 return err;
532 }
533
534 static int rtl8366s_get_vlan_mc(struct rtl8366_smi *smi, u32 index,
535 struct rtl8366_vlan_mc *vlanmc)
536 {
537 struct rtl8366s_vlan_mc vlanmc_priv;
538 int err;
539 u32 addr;
540 u32 data;
541 u16 *tableaddr;
542
543 memset(vlanmc, '\0', sizeof(struct rtl8366_vlan_mc));
544
545 if (index >= RTL8366S_NUM_VLANS)
546 return -EINVAL;
547
548 tableaddr = (u16 *)&vlanmc_priv;
549
550 addr = RTL8366S_VLAN_MEMCONF_BASE + (index << 1);
551 err = rtl8366_smi_read_reg(smi, addr, &data);
552 if (err)
553 return err;
554
555 *tableaddr = data;
556 tableaddr++;
557
558 addr = RTL8366S_VLAN_MEMCONF_BASE + 1 + (index << 1);
559 err = rtl8366_smi_read_reg(smi, addr, &data);
560 if (err)
561 return err;
562
563 *tableaddr = data;
564
565 vlanmc->vid = vlanmc_priv.vid;
566 vlanmc->priority = vlanmc_priv.priority;
567 vlanmc->untag = vlanmc_priv.untag;
568 vlanmc->member = vlanmc_priv.member;
569 vlanmc->fid = vlanmc_priv.fid;
570
571 return 0;
572 }
573
574 static int rtl8366s_set_vlan_mc(struct rtl8366_smi *smi, u32 index,
575 const struct rtl8366_vlan_mc *vlanmc)
576 {
577 struct rtl8366s_vlan_mc vlanmc_priv;
578 int err;
579 u32 addr;
580 u32 data;
581 u16 *tableaddr;
582
583 if (index >= RTL8366S_NUM_VLANS ||
584 vlanmc->vid >= RTL8366S_NUM_VIDS ||
585 vlanmc->priority > RTL8366S_PRIORITYMAX ||
586 vlanmc->member > RTL8366S_PORT_ALL ||
587 vlanmc->untag > RTL8366S_PORT_ALL ||
588 vlanmc->fid > RTL8366S_FIDMAX)
589 return -EINVAL;
590
591 vlanmc_priv.vid = vlanmc->vid;
592 vlanmc_priv.priority = vlanmc->priority;
593 vlanmc_priv.untag = vlanmc->untag;
594 vlanmc_priv.member = vlanmc->member;
595 vlanmc_priv.fid = vlanmc->fid;
596
597 addr = RTL8366S_VLAN_MEMCONF_BASE + (index << 1);
598
599 tableaddr = (u16 *)&vlanmc_priv;
600 data = *tableaddr;
601
602 err = rtl8366_smi_write_reg(smi, addr, data);
603 if (err)
604 return err;
605
606 addr = RTL8366S_VLAN_MEMCONF_BASE + 1 + (index << 1);
607
608 tableaddr++;
609 data = *tableaddr;
610
611 err = rtl8366_smi_write_reg(smi, addr, data);
612 if (err)
613 return err;
614
615 return 0;
616 }
617
618 static int rtl8366s_get_mc_index(struct rtl8366_smi *smi, int port, int *val)
619 {
620 u32 data;
621 int err;
622
623 if (port >= RTL8366S_NUM_PORTS)
624 return -EINVAL;
625
626 err = rtl8366_smi_read_reg(smi, RTL8366S_PORT_VLAN_CTRL_REG(port),
627 &data);
628 if (err)
629 return err;
630
631 *val = (data >> RTL8366S_PORT_VLAN_CTRL_SHIFT(port)) &
632 RTL8366S_PORT_VLAN_CTRL_MASK;
633
634 return 0;
635 }
636
637 static int rtl8366s_set_mc_index(struct rtl8366_smi *smi, int port, int index)
638 {
639 if (port >= RTL8366S_NUM_PORTS || index >= RTL8366S_NUM_VLANS)
640 return -EINVAL;
641
642 return rtl8366_smi_rmwr(smi, RTL8366S_PORT_VLAN_CTRL_REG(port),
643 RTL8366S_PORT_VLAN_CTRL_MASK <<
644 RTL8366S_PORT_VLAN_CTRL_SHIFT(port),
645 (index & RTL8366S_PORT_VLAN_CTRL_MASK) <<
646 RTL8366S_PORT_VLAN_CTRL_SHIFT(port));
647 }
648
649 static int rtl8366s_vlan_set_vlan(struct rtl8366_smi *smi, int enable)
650 {
651 return rtl8366_smi_rmwr(smi, RTL8366S_CHIP_GLOBAL_CTRL_REG,
652 RTL8366S_CHIP_CTRL_VLAN,
653 (enable) ? RTL8366S_CHIP_CTRL_VLAN : 0);
654 }
655
656 static int rtl8366s_vlan_set_4ktable(struct rtl8366_smi *smi, int enable)
657 {
658 return rtl8366_smi_rmwr(smi, RTL8366S_VLAN_TB_CTRL_REG,
659 1, (enable) ? 1 : 0);
660 }
661
662 #ifdef CONFIG_RTL8366S_PHY_DEBUG_FS
663 static ssize_t rtl8366s_read_debugfs_mibs(struct file *file,
664 char __user *user_buf,
665 size_t count, loff_t *ppos)
666 {
667 struct rtl8366_smi *smi = file->private_data;
668 int i, j, len = 0;
669 char *buf = smi->buf;
670
671 len += snprintf(buf + len, sizeof(smi->buf) - len, "%-36s",
672 "Counter");
673
674 for (i = 0; i < smi->num_ports; i++) {
675 char port_buf[10];
676
677 snprintf(port_buf, sizeof(port_buf), "Port %d", i);
678 len += snprintf(buf + len, sizeof(smi->buf) - len, " %12s",
679 port_buf);
680 }
681 len += snprintf(buf + len, sizeof(smi->buf) - len, "\n");
682
683 for (i = 0; i < smi->num_mib_counters; i++) {
684 len += snprintf(buf + len, sizeof(smi->buf) - len, "%-36s ",
685 smi->mib_counters[i].name);
686 for (j = 0; j < smi->num_ports; j++) {
687 unsigned long long counter = 0;
688
689 if (!smi->ops->get_mib_counter(smi, i, j, &counter))
690 len += snprintf(buf + len,
691 sizeof(smi->buf) - len,
692 "%12llu ", counter);
693 else
694 len += snprintf(buf + len,
695 sizeof(smi->buf) - len,
696 "%12s ", "error");
697 }
698 len += snprintf(buf + len, sizeof(smi->buf) - len, "\n");
699 }
700
701 return simple_read_from_buffer(user_buf, count, ppos, buf, len);
702 }
703
704 static const struct file_operations fops_rtl8366s_mibs = {
705 .read = rtl8366s_read_debugfs_mibs,
706 .open = rtl8366_debugfs_open,
707 .owner = THIS_MODULE
708 };
709
710 static void rtl8366s_debugfs_init(struct rtl8366_smi *smi)
711 {
712 struct dentry *node;
713
714 if (!smi->debugfs_root)
715 return;
716
717 node = debugfs_create_file("mibs", S_IRUSR, smi->debugfs_root, smi,
718 &fops_rtl8366s_mibs);
719 if (!node)
720 dev_err(smi->parent, "Creating debugfs file '%s' failed\n",
721 "mibs");
722 }
723 #else
724 static inline void rtl8366s_debugfs_init(struct rtl8366_smi *smi) {}
725 #endif /* CONFIG_RTL8366S_PHY_DEBUG_FS */
726
727 static int rtl8366s_sw_reset_mibs(struct switch_dev *dev,
728 const struct switch_attr *attr,
729 struct switch_val *val)
730 {
731 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
732 int err = 0;
733
734 if (val->value.i == 1)
735 err = rtl8366_smi_rmwr(smi, RTL8366S_MIB_CTRL_REG, 0, (1 << 2));
736
737 return err;
738 }
739
740 static int rtl8366s_sw_get_vlan_enable(struct switch_dev *dev,
741 const struct switch_attr *attr,
742 struct switch_val *val)
743 {
744 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
745 u32 data;
746
747 if (attr->ofs == 1) {
748 rtl8366_smi_read_reg(smi, RTL8366S_CHIP_GLOBAL_CTRL_REG, &data);
749
750 if (data & RTL8366S_CHIP_CTRL_VLAN)
751 val->value.i = 1;
752 else
753 val->value.i = 0;
754 } else if (attr->ofs == 2) {
755 rtl8366_smi_read_reg(smi, RTL8366S_VLAN_TB_CTRL_REG, &data);
756
757 if (data & 0x0001)
758 val->value.i = 1;
759 else
760 val->value.i = 0;
761 }
762
763 return 0;
764 }
765
766 static int rtl8366s_sw_get_blinkrate(struct switch_dev *dev,
767 const struct switch_attr *attr,
768 struct switch_val *val)
769 {
770 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
771 u32 data;
772
773 rtl8366_smi_read_reg(smi, RTL8366S_LED_BLINKRATE_REG, &data);
774
775 val->value.i = (data & (RTL8366S_LED_BLINKRATE_MASK));
776
777 return 0;
778 }
779
780 static int rtl8366s_sw_set_blinkrate(struct switch_dev *dev,
781 const struct switch_attr *attr,
782 struct switch_val *val)
783 {
784 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
785
786 if (val->value.i >= 6)
787 return -EINVAL;
788
789 return rtl8366_smi_rmwr(smi, RTL8366S_LED_BLINKRATE_REG,
790 RTL8366S_LED_BLINKRATE_MASK,
791 val->value.i);
792 }
793
794 static int rtl8366s_sw_set_vlan_enable(struct switch_dev *dev,
795 const struct switch_attr *attr,
796 struct switch_val *val)
797 {
798 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
799
800 if (attr->ofs == 1)
801 return rtl8366s_vlan_set_vlan(smi, val->value.i);
802 else
803 return rtl8366s_vlan_set_4ktable(smi, val->value.i);
804 }
805
806 static const char *rtl8366s_speed_str(unsigned speed)
807 {
808 switch (speed) {
809 case 0:
810 return "10baseT";
811 case 1:
812 return "100baseT";
813 case 2:
814 return "1000baseT";
815 }
816
817 return "unknown";
818 }
819
820 static int rtl8366s_sw_get_port_link(struct switch_dev *dev,
821 const struct switch_attr *attr,
822 struct switch_val *val)
823 {
824 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
825 u32 len = 0, data = 0;
826
827 if (val->port_vlan >= RTL8366S_NUM_PORTS)
828 return -EINVAL;
829
830 memset(smi->buf, '\0', sizeof(smi->buf));
831 rtl8366_smi_read_reg(smi, RTL8366S_PORT_LINK_STATUS_BASE +
832 (val->port_vlan / 2), &data);
833
834 if (val->port_vlan % 2)
835 data = data >> 8;
836
837 if (data & RTL8366S_PORT_STATUS_LINK_MASK) {
838 len = snprintf(smi->buf, sizeof(smi->buf),
839 "port:%d link:up speed:%s %s-duplex %s%s%s",
840 val->port_vlan,
841 rtl8366s_speed_str(data &
842 RTL8366S_PORT_STATUS_SPEED_MASK),
843 (data & RTL8366S_PORT_STATUS_DUPLEX_MASK) ?
844 "full" : "half",
845 (data & RTL8366S_PORT_STATUS_TXPAUSE_MASK) ?
846 "tx-pause ": "",
847 (data & RTL8366S_PORT_STATUS_RXPAUSE_MASK) ?
848 "rx-pause " : "",
849 (data & RTL8366S_PORT_STATUS_AN_MASK) ?
850 "nway ": "");
851 } else {
852 len = snprintf(smi->buf, sizeof(smi->buf), "port:%d link: down",
853 val->port_vlan);
854 }
855
856 val->value.s = smi->buf;
857 val->len = len;
858
859 return 0;
860 }
861
862 static int rtl8366s_sw_get_vlan_info(struct switch_dev *dev,
863 const struct switch_attr *attr,
864 struct switch_val *val)
865 {
866 int i;
867 u32 len = 0;
868 struct rtl8366_vlan_4k vlan4k;
869 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
870 char *buf = smi->buf;
871 int err;
872
873 if (val->port_vlan == 0 || val->port_vlan >= RTL8366S_NUM_VLANS)
874 return -EINVAL;
875
876 memset(buf, '\0', sizeof(smi->buf));
877
878 err = rtl8366s_get_vlan_4k(smi, val->port_vlan, &vlan4k);
879 if (err)
880 return err;
881
882 len += snprintf(buf + len, sizeof(smi->buf) - len,
883 "VLAN %d: Ports: '", vlan4k.vid);
884
885 for (i = 0; i < RTL8366S_NUM_PORTS; i++) {
886 if (!(vlan4k.member & (1 << i)))
887 continue;
888
889 len += snprintf(buf + len, sizeof(smi->buf) - len, "%d%s", i,
890 (vlan4k.untag & (1 << i)) ? "" : "t");
891 }
892
893 len += snprintf(buf + len, sizeof(smi->buf) - len,
894 "', members=%04x, untag=%04x, fid=%u",
895 vlan4k.member, vlan4k.untag, vlan4k.fid);
896
897 val->value.s = buf;
898 val->len = len;
899
900 return 0;
901 }
902
903 static int rtl8366s_sw_set_port_led(struct switch_dev *dev,
904 const struct switch_attr *attr,
905 struct switch_val *val)
906 {
907 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
908 u32 data;
909 u32 mask;
910 u32 reg;
911
912 if (val->port_vlan >= RTL8366S_NUM_PORTS ||
913 (1 << val->port_vlan) == RTL8366S_PORT_UNKNOWN)
914 return -EINVAL;
915
916 if (val->port_vlan == RTL8366S_PORT_NUM_CPU) {
917 reg = RTL8366S_LED_BLINKRATE_REG;
918 mask = 0xF << 4;
919 data = val->value.i << 4;
920 } else {
921 reg = RTL8366S_LED_CTRL_REG;
922 mask = 0xF << (val->port_vlan * 4),
923 data = val->value.i << (val->port_vlan * 4);
924 }
925
926 return rtl8366_smi_rmwr(smi, RTL8366S_LED_BLINKRATE_REG, mask, data);
927 }
928
929 static int rtl8366s_sw_get_port_led(struct switch_dev *dev,
930 const struct switch_attr *attr,
931 struct switch_val *val)
932 {
933 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
934 u32 data = 0;
935
936 if (val->port_vlan >= RTL8366S_NUM_LEDGROUPS)
937 return -EINVAL;
938
939 rtl8366_smi_read_reg(smi, RTL8366S_LED_CTRL_REG, &data);
940 val->value.i = (data >> (val->port_vlan * 4)) & 0x000F;
941
942 return 0;
943 }
944
945 static int rtl8366s_sw_reset_port_mibs(struct switch_dev *dev,
946 const struct switch_attr *attr,
947 struct switch_val *val)
948 {
949 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
950
951 if (val->port_vlan >= RTL8366S_NUM_PORTS)
952 return -EINVAL;
953
954
955 return rtl8366_smi_rmwr(smi, RTL8366S_MIB_CTRL_REG,
956 0, (1 << (val->port_vlan + 3)));
957 }
958
959 static int rtl8366s_sw_get_port_mib(struct switch_dev *dev,
960 const struct switch_attr *attr,
961 struct switch_val *val)
962 {
963 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
964 int i, len = 0;
965 unsigned long long counter = 0;
966 char *buf = smi->buf;
967
968 if (val->port_vlan >= RTL8366S_NUM_PORTS)
969 return -EINVAL;
970
971 len += snprintf(buf + len, sizeof(smi->buf) - len,
972 "Port %d MIB counters\n",
973 val->port_vlan);
974
975 for (i = 0; i < ARRAY_SIZE(rtl8366s_mib_counters); ++i) {
976 len += snprintf(buf + len, sizeof(smi->buf) - len,
977 "%-36s: ", rtl8366s_mib_counters[i].name);
978 if (!rtl8366_get_mib_counter(smi, i, val->port_vlan, &counter))
979 len += snprintf(buf + len, sizeof(smi->buf) - len,
980 "%llu\n", counter);
981 else
982 len += snprintf(buf + len, sizeof(smi->buf) - len,
983 "%s\n", "error");
984 }
985
986 val->value.s = buf;
987 val->len = len;
988 return 0;
989 }
990
991 static int rtl8366s_sw_get_vlan_ports(struct switch_dev *dev,
992 struct switch_val *val)
993 {
994 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
995 struct switch_port *port;
996 struct rtl8366_vlan_4k vlan4k;
997 int i;
998
999 if (val->port_vlan == 0 || val->port_vlan >= RTL8366S_NUM_VLANS)
1000 return -EINVAL;
1001
1002 rtl8366s_get_vlan_4k(smi, val->port_vlan, &vlan4k);
1003
1004 port = &val->value.ports[0];
1005 val->len = 0;
1006 for (i = 0; i < RTL8366S_NUM_PORTS; i++) {
1007 if (!(vlan4k.member & BIT(i)))
1008 continue;
1009
1010 port->id = i;
1011 port->flags = (vlan4k.untag & BIT(i)) ?
1012 0 : BIT(SWITCH_PORT_FLAG_TAGGED);
1013 val->len++;
1014 port++;
1015 }
1016 return 0;
1017 }
1018
1019 static int rtl8366s_sw_set_vlan_ports(struct switch_dev *dev,
1020 struct switch_val *val)
1021 {
1022 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
1023 struct switch_port *port;
1024 u32 member = 0;
1025 u32 untag = 0;
1026 int i;
1027
1028 if (val->port_vlan == 0 || val->port_vlan >= RTL8366S_NUM_VLANS)
1029 return -EINVAL;
1030
1031 port = &val->value.ports[0];
1032 for (i = 0; i < val->len; i++, port++) {
1033 member |= BIT(port->id);
1034
1035 if (!(port->flags & BIT(SWITCH_PORT_FLAG_TAGGED)))
1036 untag |= BIT(port->id);
1037 }
1038
1039 return rtl8366_set_vlan(smi, val->port_vlan, member, untag, 0);
1040 }
1041
1042 static int rtl8366s_sw_get_port_pvid(struct switch_dev *dev, int port, int *val)
1043 {
1044 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
1045 return rtl8366_get_pvid(smi, port, val);
1046 }
1047
1048 static int rtl8366s_sw_set_port_pvid(struct switch_dev *dev, int port, int val)
1049 {
1050 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
1051 return rtl8366_set_pvid(smi, port, val);
1052 }
1053
1054 static int rtl8366s_sw_reset_switch(struct switch_dev *dev)
1055 {
1056 struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
1057 int err;
1058
1059 err = rtl8366s_reset_chip(smi);
1060 if (err)
1061 return err;
1062
1063 err = rtl8366s_hw_init(smi);
1064 if (err)
1065 return err;
1066
1067 return rtl8366_reset_vlan(smi);
1068 }
1069
1070 static struct switch_attr rtl8366s_globals[] = {
1071 {
1072 .type = SWITCH_TYPE_INT,
1073 .name = "enable_vlan",
1074 .description = "Enable VLAN mode",
1075 .set = rtl8366s_sw_set_vlan_enable,
1076 .get = rtl8366s_sw_get_vlan_enable,
1077 .max = 1,
1078 .ofs = 1
1079 }, {
1080 .type = SWITCH_TYPE_INT,
1081 .name = "enable_vlan4k",
1082 .description = "Enable VLAN 4K mode",
1083 .set = rtl8366s_sw_set_vlan_enable,
1084 .get = rtl8366s_sw_get_vlan_enable,
1085 .max = 1,
1086 .ofs = 2
1087 }, {
1088 .type = SWITCH_TYPE_INT,
1089 .name = "reset_mibs",
1090 .description = "Reset all MIB counters",
1091 .set = rtl8366s_sw_reset_mibs,
1092 .get = NULL,
1093 .max = 1
1094 }, {
1095 .type = SWITCH_TYPE_INT,
1096 .name = "blinkrate",
1097 .description = "Get/Set LED blinking rate (0 = 43ms, 1 = 84ms,"
1098 " 2 = 120ms, 3 = 170ms, 4 = 340ms, 5 = 670ms)",
1099 .set = rtl8366s_sw_set_blinkrate,
1100 .get = rtl8366s_sw_get_blinkrate,
1101 .max = 5
1102 },
1103 };
1104
1105 static struct switch_attr rtl8366s_port[] = {
1106 {
1107 .type = SWITCH_TYPE_STRING,
1108 .name = "link",
1109 .description = "Get port link information",
1110 .max = 1,
1111 .set = NULL,
1112 .get = rtl8366s_sw_get_port_link,
1113 }, {
1114 .type = SWITCH_TYPE_INT,
1115 .name = "reset_mib",
1116 .description = "Reset single port MIB counters",
1117 .max = 1,
1118 .set = rtl8366s_sw_reset_port_mibs,
1119 .get = NULL,
1120 }, {
1121 .type = SWITCH_TYPE_STRING,
1122 .name = "mib",
1123 .description = "Get MIB counters for port",
1124 .max = 33,
1125 .set = NULL,
1126 .get = rtl8366s_sw_get_port_mib,
1127 }, {
1128 .type = SWITCH_TYPE_INT,
1129 .name = "led",
1130 .description = "Get/Set port group (0 - 3) led mode (0 - 15)",
1131 .max = 15,
1132 .set = rtl8366s_sw_set_port_led,
1133 .get = rtl8366s_sw_get_port_led,
1134 },
1135 };
1136
1137 static struct switch_attr rtl8366s_vlan[] = {
1138 {
1139 .type = SWITCH_TYPE_STRING,
1140 .name = "info",
1141 .description = "Get vlan information",
1142 .max = 1,
1143 .set = NULL,
1144 .get = rtl8366s_sw_get_vlan_info,
1145 },
1146 };
1147
1148 /* template */
1149 static struct switch_dev rtl8366_switch_dev = {
1150 .name = "RTL8366S",
1151 .cpu_port = RTL8366S_PORT_NUM_CPU,
1152 .ports = RTL8366S_NUM_PORTS,
1153 .vlans = RTL8366S_NUM_VLANS,
1154 .attr_global = {
1155 .attr = rtl8366s_globals,
1156 .n_attr = ARRAY_SIZE(rtl8366s_globals),
1157 },
1158 .attr_port = {
1159 .attr = rtl8366s_port,
1160 .n_attr = ARRAY_SIZE(rtl8366s_port),
1161 },
1162 .attr_vlan = {
1163 .attr = rtl8366s_vlan,
1164 .n_attr = ARRAY_SIZE(rtl8366s_vlan),
1165 },
1166
1167 .get_vlan_ports = rtl8366s_sw_get_vlan_ports,
1168 .set_vlan_ports = rtl8366s_sw_set_vlan_ports,
1169 .get_port_pvid = rtl8366s_sw_get_port_pvid,
1170 .set_port_pvid = rtl8366s_sw_set_port_pvid,
1171 .reset_switch = rtl8366s_sw_reset_switch,
1172 };
1173
1174 static int rtl8366s_switch_init(struct rtl8366s *rtl)
1175 {
1176 struct switch_dev *dev = &rtl->dev;
1177 int err;
1178
1179 memcpy(dev, &rtl8366_switch_dev, sizeof(struct switch_dev));
1180 dev->priv = rtl;
1181 dev->devname = dev_name(rtl->parent);
1182
1183 err = register_switch(dev, NULL);
1184 if (err)
1185 dev_err(rtl->parent, "switch registration failed\n");
1186
1187 return err;
1188 }
1189
1190 static void rtl8366s_switch_cleanup(struct rtl8366s *rtl)
1191 {
1192 unregister_switch(&rtl->dev);
1193 }
1194
1195 static int rtl8366s_mii_read(struct mii_bus *bus, int addr, int reg)
1196 {
1197 struct rtl8366_smi *smi = bus->priv;
1198 u32 val = 0;
1199 int err;
1200
1201 err = rtl8366s_read_phy_reg(smi, addr, 0, reg, &val);
1202 if (err)
1203 return 0xffff;
1204
1205 return val;
1206 }
1207
1208 static int rtl8366s_mii_write(struct mii_bus *bus, int addr, int reg, u16 val)
1209 {
1210 struct rtl8366_smi *smi = bus->priv;
1211 u32 t;
1212 int err;
1213
1214 err = rtl8366s_write_phy_reg(smi, addr, 0, reg, val);
1215 /* flush write */
1216 (void) rtl8366s_read_phy_reg(smi, addr, 0, reg, &t);
1217
1218 return err;
1219 }
1220
1221 static int rtl8366s_mii_bus_match(struct mii_bus *bus)
1222 {
1223 return (bus->read == rtl8366s_mii_read &&
1224 bus->write == rtl8366s_mii_write);
1225 }
1226
1227 static int rtl8366s_setup(struct rtl8366s *rtl)
1228 {
1229 struct rtl8366_smi *smi = &rtl->smi;
1230 int ret;
1231
1232 rtl8366s_debugfs_init(smi);
1233
1234 ret = rtl8366s_reset_chip(smi);
1235 if (ret)
1236 return ret;
1237
1238 ret = rtl8366s_hw_init(smi);
1239 return ret;
1240 }
1241
1242 static int rtl8366s_detect(struct rtl8366_smi *smi)
1243 {
1244 u32 chip_id = 0;
1245 u32 chip_ver = 0;
1246 int ret;
1247
1248 ret = rtl8366_smi_read_reg(smi, RTL8366S_CHIP_ID_REG, &chip_id);
1249 if (ret) {
1250 dev_err(smi->parent, "unable to read chip id\n");
1251 return ret;
1252 }
1253
1254 switch (chip_id) {
1255 case RTL8366S_CHIP_ID_8366:
1256 break;
1257 default:
1258 dev_err(smi->parent, "unknown chip id (%04x)\n", chip_id);
1259 return -ENODEV;
1260 }
1261
1262 ret = rtl8366_smi_read_reg(smi, RTL8366S_CHIP_VERSION_CTRL_REG,
1263 &chip_ver);
1264 if (ret) {
1265 dev_err(smi->parent, "unable to read chip version\n");
1266 return ret;
1267 }
1268
1269 dev_info(smi->parent, "RTL%04x ver. %u chip found\n",
1270 chip_id, chip_ver & RTL8366S_CHIP_VERSION_MASK);
1271
1272 return 0;
1273 }
1274
1275 static struct rtl8366_smi_ops rtl8366s_smi_ops = {
1276 .detect = rtl8366s_detect,
1277 .mii_read = rtl8366s_mii_read,
1278 .mii_write = rtl8366s_mii_write,
1279
1280 .get_vlan_mc = rtl8366s_get_vlan_mc,
1281 .set_vlan_mc = rtl8366s_set_vlan_mc,
1282 .get_vlan_4k = rtl8366s_get_vlan_4k,
1283 .set_vlan_4k = rtl8366s_set_vlan_4k,
1284 .get_mc_index = rtl8366s_get_mc_index,
1285 .set_mc_index = rtl8366s_set_mc_index,
1286 .get_mib_counter = rtl8366_get_mib_counter,
1287 };
1288
1289 static int __init rtl8366s_probe(struct platform_device *pdev)
1290 {
1291 static int rtl8366_smi_version_printed;
1292 struct rtl8366s_platform_data *pdata;
1293 struct rtl8366s *rtl;
1294 struct rtl8366_smi *smi;
1295 int err;
1296
1297 if (!rtl8366_smi_version_printed++)
1298 printk(KERN_NOTICE RTL8366S_DRIVER_DESC
1299 " version " RTL8366S_DRIVER_VER"\n");
1300
1301 pdata = pdev->dev.platform_data;
1302 if (!pdata) {
1303 dev_err(&pdev->dev, "no platform data specified\n");
1304 err = -EINVAL;
1305 goto err_out;
1306 }
1307
1308 rtl = kzalloc(sizeof(*rtl), GFP_KERNEL);
1309 if (!rtl) {
1310 dev_err(&pdev->dev, "no memory for private data\n");
1311 err = -ENOMEM;
1312 goto err_out;
1313 }
1314
1315 rtl->parent = &pdev->dev;
1316
1317 smi = &rtl->smi;
1318 smi->parent = &pdev->dev;
1319 smi->gpio_sda = pdata->gpio_sda;
1320 smi->gpio_sck = pdata->gpio_sck;
1321 smi->ops = &rtl8366s_smi_ops;
1322 smi->cpu_port = RTL8366S_PORT_NUM_CPU;
1323 smi->num_ports = RTL8366S_NUM_PORTS;
1324 smi->num_vlan_mc = RTL8366S_NUM_VLANS;
1325 smi->mib_counters = rtl8366s_mib_counters;
1326 smi->num_mib_counters = ARRAY_SIZE(rtl8366s_mib_counters);
1327
1328 err = rtl8366_smi_init(smi);
1329 if (err)
1330 goto err_free_rtl;
1331
1332 platform_set_drvdata(pdev, rtl);
1333
1334 err = rtl8366s_setup(rtl);
1335 if (err)
1336 goto err_clear_drvdata;
1337
1338 err = rtl8366s_switch_init(rtl);
1339 if (err)
1340 goto err_clear_drvdata;
1341
1342 return 0;
1343
1344 err_clear_drvdata:
1345 platform_set_drvdata(pdev, NULL);
1346 rtl8366_smi_cleanup(smi);
1347 err_free_rtl:
1348 kfree(rtl);
1349 err_out:
1350 return err;
1351 }
1352
1353 static int rtl8366s_phy_config_init(struct phy_device *phydev)
1354 {
1355 if (!rtl8366s_mii_bus_match(phydev->bus))
1356 return -EINVAL;
1357
1358 return 0;
1359 }
1360
1361 static int rtl8366s_phy_config_aneg(struct phy_device *phydev)
1362 {
1363 return 0;
1364 }
1365
1366 static struct phy_driver rtl8366s_phy_driver = {
1367 .phy_id = 0x001cc960,
1368 .name = "Realtek RTL8366S",
1369 .phy_id_mask = 0x1ffffff0,
1370 .features = PHY_GBIT_FEATURES,
1371 .config_aneg = rtl8366s_phy_config_aneg,
1372 .config_init = rtl8366s_phy_config_init,
1373 .read_status = genphy_read_status,
1374 .driver = {
1375 .owner = THIS_MODULE,
1376 },
1377 };
1378
1379 static int __devexit rtl8366s_remove(struct platform_device *pdev)
1380 {
1381 struct rtl8366s *rtl = platform_get_drvdata(pdev);
1382
1383 if (rtl) {
1384 rtl8366s_switch_cleanup(rtl);
1385 platform_set_drvdata(pdev, NULL);
1386 rtl8366_smi_cleanup(&rtl->smi);
1387 kfree(rtl);
1388 }
1389
1390 return 0;
1391 }
1392
1393 static struct platform_driver rtl8366s_driver = {
1394 .driver = {
1395 .name = RTL8366S_DRIVER_NAME,
1396 .owner = THIS_MODULE,
1397 },
1398 .probe = rtl8366s_probe,
1399 .remove = __devexit_p(rtl8366s_remove),
1400 };
1401
1402 static int __init rtl8366s_module_init(void)
1403 {
1404 int ret;
1405 ret = platform_driver_register(&rtl8366s_driver);
1406 if (ret)
1407 return ret;
1408
1409 ret = phy_driver_register(&rtl8366s_phy_driver);
1410 if (ret)
1411 goto err_platform_unregister;
1412
1413 return 0;
1414
1415 err_platform_unregister:
1416 platform_driver_unregister(&rtl8366s_driver);
1417 return ret;
1418 }
1419 module_init(rtl8366s_module_init);
1420
1421 static void __exit rtl8366s_module_exit(void)
1422 {
1423 phy_driver_unregister(&rtl8366s_phy_driver);
1424 platform_driver_unregister(&rtl8366s_driver);
1425 }
1426 module_exit(rtl8366s_module_exit);
1427
1428 MODULE_DESCRIPTION(RTL8366S_DRIVER_DESC);
1429 MODULE_VERSION(RTL8366S_DRIVER_VER);
1430 MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
1431 MODULE_AUTHOR("Antti Seppälä <a.seppala@gmail.com>");
1432 MODULE_LICENSE("GPL v2");
1433 MODULE_ALIAS("platform:" RTL8366S_DRIVER_NAME);
OpenWrt Source Repository