projects / openwrt / openwrt.git / blob
? search:


c9eecc2240b48cfd8f5e2e81dc389e4071b57a19
[openwrt/openwrt.git] / target / linux / ramips / files / drivers / net / ramips.c
1 /*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License as published by
4 * the Free Software Foundation; version 2 of the License
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
14 *
15 * Copyright (C) 2009 John Crispin <blogic@openwrt.org>
16 */
17
18 #include <linux/module.h>
19 #include <linux/kernel.h>
20 #include <linux/types.h>
21 #include <linux/dma-mapping.h>
22 #include <linux/init.h>
23 #include <linux/skbuff.h>
24 #include <linux/etherdevice.h>
25 #include <linux/ethtool.h>
26 #include <linux/platform_device.h>
27
28 #include <ramips_eth_platform.h>
29 #include "ramips_eth.h"
30
31 #define TX_TIMEOUT (20 * HZ / 100)
32 #define MAX_RX_LENGTH 1600
33
34 #ifdef CONFIG_RALINK_RT305X
35 #include "ramips_esw.c"
36 #else
37 static inline int rt305x_esw_init(void) { return 0; }
38 static inline void rt305x_esw_exit(void) { }
39 #endif
40
41 #define phys_to_bus(a) (a & 0x1FFFFFFF)
42
43 static struct net_device * ramips_dev;
44 static void __iomem *ramips_fe_base = 0;
45
46 static inline void
47 ramips_fe_wr(u32 val, unsigned reg)
48 {
49 __raw_writel(val, ramips_fe_base + reg);
50 }
51
52 static inline u32
53 ramips_fe_rr(unsigned reg)
54 {
55 return __raw_readl(ramips_fe_base + reg);
56 }
57
58 static inline void
59 ramips_fe_int_disable(u32 mask)
60 {
61 ramips_fe_wr(ramips_fe_rr(RAMIPS_FE_INT_ENABLE) & ~mask,
62 RAMIPS_FE_INT_ENABLE);
63 /* flush write */
64 ramips_fe_rr(RAMIPS_FE_INT_ENABLE);
65 }
66
67 static inline void
68 ramips_fe_int_enable(u32 mask)
69 {
70 ramips_fe_wr(ramips_fe_rr(RAMIPS_FE_INT_ENABLE) | mask,
71 RAMIPS_FE_INT_ENABLE);
72 /* flush write */
73 ramips_fe_rr(RAMIPS_FE_INT_ENABLE);
74 }
75
76 static inline void
77 ramips_hw_set_macaddr(unsigned char *mac)
78 {
79 ramips_fe_wr((mac[0] << 8) | mac[1], RAMIPS_GDMA1_MAC_ADRH);
80 ramips_fe_wr((mac[2] << 24) | (mac[3] << 16) | (mac[4] << 8) | mac[5],
81 RAMIPS_GDMA1_MAC_ADRL);
82 }
83
84 #ifdef CONFIG_RALINK_RT288X
85 static void
86 ramips_setup_mdio_cfg(struct raeth_priv *re)
87 {
88 unsigned int mdio_cfg;
89
90 mdio_cfg = RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 |
91 RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 |
92 RAMIPS_MDIO_CFG_GP1_FRC_EN;
93
94 if (re->duplex == DUPLEX_FULL)
95 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_DUPLEX;
96
97 if (re->tx_fc)
98 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_FC_TX;
99
100 if (re->rx_fc)
101 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_FC_RX;
102
103 switch (re->speed) {
104 case SPEED_10:
105 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_10;
106 break;
107 case SPEED_100:
108 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_100;
109 break;
110 case SPEED_1000:
111 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_1000;
112 break;
113 default:
114 BUG();
115 }
116
117 ramips_fe_wr(mdio_cfg, RAMIPS_MDIO_CFG);
118 }
119 #else
120 static inline void ramips_setup_mdio_cfg(struct raeth_priv *re)
121 {
122 }
123 #endif /* CONFIG_RALINK_RT288X */
124
125 static void
126 ramips_cleanup_dma(struct raeth_priv *re)
127 {
128 int i;
129
130 for (i = 0; i < NUM_RX_DESC; i++)
131 if (re->rx_skb[i])
132 dev_kfree_skb_any(re->rx_skb[i]);
133
134 if (re->rx)
135 dma_free_coherent(NULL,
136 NUM_RX_DESC * sizeof(struct ramips_rx_dma),
137 re->rx, re->rx_desc_dma);
138
139 if (re->tx)
140 dma_free_coherent(NULL,
141 NUM_TX_DESC * sizeof(struct ramips_tx_dma),
142 re->tx, re->tx_desc_dma);
143 }
144
145 static int
146 ramips_alloc_dma(struct raeth_priv *re)
147 {
148 int err = -ENOMEM;
149 int i;
150
151 re->skb_free_idx = 0;
152
153 /* setup tx ring */
154 re->tx = dma_alloc_coherent(NULL,
155 NUM_TX_DESC * sizeof(struct ramips_tx_dma),
156 &re->tx_desc_dma, GFP_ATOMIC);
157 if (!re->tx)
158 goto err_cleanup;
159
160 memset(re->tx, 0, NUM_TX_DESC * sizeof(struct ramips_tx_dma));
161 for (i = 0; i < NUM_TX_DESC; i++) {
162 re->tx[i].txd2 = TX_DMA_LSO | TX_DMA_DONE;
163 re->tx[i].txd4 = TX_DMA_QN(3) | TX_DMA_PN(1);
164 }
165
166 /* setup rx ring */
167 re->rx = dma_alloc_coherent(NULL,
168 NUM_RX_DESC * sizeof(struct ramips_rx_dma),
169 &re->rx_desc_dma, GFP_ATOMIC);
170 if (!re->rx)
171 goto err_cleanup;
172
173 memset(re->rx, 0, sizeof(struct ramips_rx_dma) * NUM_RX_DESC);
174 for (i = 0; i < NUM_RX_DESC; i++) {
175 dma_addr_t dma_addr;
176 struct sk_buff *new_skb = dev_alloc_skb(MAX_RX_LENGTH +
177 NET_IP_ALIGN);
178
179 if (!new_skb)
180 goto err_cleanup;
181
182 skb_reserve(new_skb, NET_IP_ALIGN);
183
184 dma_addr = dma_map_single(NULL, new_skb->data,
185 MAX_RX_LENGTH, DMA_FROM_DEVICE);
186 re->rx_dma[i] = dma_addr;
187 re->rx[i].rxd1 = (unsigned int) re->rx_dma[i];
188 re->rx[i].rxd2 |= RX_DMA_LSO;
189 re->rx_skb[i] = new_skb;
190 }
191
192 return 0;
193
194 err_cleanup:
195 ramips_cleanup_dma(re);
196 return err;
197 }
198
199 static void
200 ramips_setup_dma(struct raeth_priv *re)
201 {
202 ramips_fe_wr(re->tx_desc_dma, RAMIPS_TX_BASE_PTR0);
203 ramips_fe_wr(NUM_TX_DESC, RAMIPS_TX_MAX_CNT0);
204 ramips_fe_wr(0, RAMIPS_TX_CTX_IDX0);
205 ramips_fe_wr(RAMIPS_PST_DTX_IDX0, RAMIPS_PDMA_RST_CFG);
206
207 ramips_fe_wr(re->rx_desc_dma, RAMIPS_RX_BASE_PTR0);
208 ramips_fe_wr(NUM_RX_DESC, RAMIPS_RX_MAX_CNT0);
209 ramips_fe_wr((NUM_RX_DESC - 1), RAMIPS_RX_CALC_IDX0);
210 ramips_fe_wr(RAMIPS_PST_DRX_IDX0, RAMIPS_PDMA_RST_CFG);
211 }
212
213 static int
214 ramips_eth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
215 {
216 struct raeth_priv *priv = netdev_priv(dev);
217 unsigned long tx;
218 unsigned int tx_next;
219 unsigned int mapped_addr;
220
221 if (priv->plat->min_pkt_len) {
222 if (skb->len < priv->plat->min_pkt_len) {
223 if (skb_padto(skb, priv->plat->min_pkt_len)) {
224 printk(KERN_ERR
225 "ramips_eth: skb_padto failed\n");
226 kfree_skb(skb);
227 return 0;
228 }
229 skb_put(skb, priv->plat->min_pkt_len - skb->len);
230 }
231 }
232
233 dev->trans_start = jiffies;
234 mapped_addr = (unsigned int) dma_map_single(NULL, skb->data, skb->len,
235 DMA_TO_DEVICE);
236 dma_sync_single_for_device(NULL, mapped_addr, skb->len, DMA_TO_DEVICE);
237 spin_lock(&priv->page_lock);
238 tx = ramips_fe_rr(RAMIPS_TX_CTX_IDX0);
239 tx_next = (tx + 1) % NUM_TX_DESC;
240
241 if ((priv->tx_skb[tx]) || (priv->tx_skb[tx_next]) ||
242 !(priv->tx[tx].txd2 & TX_DMA_DONE) ||
243 !(priv->tx[tx_next].txd2 & TX_DMA_DONE))
244 goto out;
245
246 priv->tx[tx].txd1 = mapped_addr;
247 priv->tx[tx].txd2 &= ~(TX_DMA_PLEN0_MASK | TX_DMA_DONE);
248 priv->tx[tx].txd2 |= TX_DMA_PLEN0(skb->len);
249 dev->stats.tx_packets++;
250 dev->stats.tx_bytes += skb->len;
251 priv->tx_skb[tx] = skb;
252 wmb();
253 ramips_fe_wr(tx_next, RAMIPS_TX_CTX_IDX0);
254 spin_unlock(&priv->page_lock);
255 return NETDEV_TX_OK;
256
257 out:
258 spin_unlock(&priv->page_lock);
259 dev->stats.tx_dropped++;
260 kfree_skb(skb);
261 return NETDEV_TX_OK;
262 }
263
264 static void
265 ramips_eth_rx_hw(unsigned long ptr)
266 {
267 struct net_device *dev = (struct net_device *) ptr;
268 struct raeth_priv *priv = netdev_priv(dev);
269 int rx;
270 int max_rx = 16;
271
272 while (max_rx) {
273 struct sk_buff *rx_skb, *new_skb;
274 int pktlen;
275
276 rx = (ramips_fe_rr(RAMIPS_RX_CALC_IDX0) + 1) % NUM_RX_DESC;
277 if (!(priv->rx[rx].rxd2 & RX_DMA_DONE))
278 break;
279 max_rx--;
280
281 rx_skb = priv->rx_skb[rx];
282 pktlen = RX_DMA_PLEN0(priv->rx[rx].rxd2);
283
284 new_skb = netdev_alloc_skb(dev, MAX_RX_LENGTH + NET_IP_ALIGN);
285 /* Reuse the buffer on allocation failures */
286 if (new_skb) {
287 dma_addr_t dma_addr;
288
289 dma_unmap_single(NULL, priv->rx_dma[rx], MAX_RX_LENGTH,
290 DMA_FROM_DEVICE);
291
292 skb_put(rx_skb, pktlen);
293 rx_skb->dev = dev;
294 rx_skb->protocol = eth_type_trans(rx_skb, dev);
295 rx_skb->ip_summed = CHECKSUM_NONE;
296 dev->stats.rx_packets++;
297 dev->stats.rx_bytes += pktlen;
298 netif_rx(rx_skb);
299
300 priv->rx_skb[rx] = new_skb;
301 skb_reserve(new_skb, NET_IP_ALIGN);
302
303 dma_addr = dma_map_single(NULL,
304 new_skb->data,
305 MAX_RX_LENGTH,
306 DMA_FROM_DEVICE);
307 priv->rx_dma[rx] = dma_addr;
308 priv->rx[rx].rxd1 = (unsigned int) dma_addr;
309 } else {
310 dev->stats.rx_dropped++;
311 }
312
313 priv->rx[rx].rxd2 &= ~RX_DMA_DONE;
314 wmb();
315 ramips_fe_wr(rx, RAMIPS_RX_CALC_IDX0);
316 }
317
318 if (max_rx == 0)
319 tasklet_schedule(&priv->rx_tasklet);
320 else
321 ramips_fe_int_enable(RAMIPS_RX_DLY_INT);
322 }
323
324 static void
325 ramips_eth_tx_housekeeping(unsigned long ptr)
326 {
327 struct net_device *dev = (struct net_device*)ptr;
328 struct raeth_priv *priv = netdev_priv(dev);
329
330 spin_lock(&priv->page_lock);
331 while ((priv->tx[priv->skb_free_idx].txd2 & TX_DMA_DONE) &&
332 (priv->tx_skb[priv->skb_free_idx])) {
333 dev_kfree_skb_irq(priv->tx_skb[priv->skb_free_idx]);
334 priv->tx_skb[priv->skb_free_idx] = 0;
335 priv->skb_free_idx++;
336 if (priv->skb_free_idx >= NUM_TX_DESC)
337 priv->skb_free_idx = 0;
338 }
339 spin_unlock(&priv->page_lock);
340
341 ramips_fe_int_enable(RAMIPS_TX_DLY_INT);
342 }
343
344 static void
345 ramips_eth_timeout(struct net_device *dev)
346 {
347 struct raeth_priv *priv = netdev_priv(dev);
348
349 tasklet_schedule(&priv->tx_housekeeping_tasklet);
350 }
351
352 static irqreturn_t
353 ramips_eth_irq(int irq, void *dev)
354 {
355 struct raeth_priv *priv = netdev_priv(dev);
356 unsigned long fe_int = ramips_fe_rr(RAMIPS_FE_INT_STATUS);
357
358 ramips_fe_wr(0xFFFFFFFF, RAMIPS_FE_INT_STATUS);
359
360 if (fe_int & RAMIPS_RX_DLY_INT) {
361 ramips_fe_int_disable(RAMIPS_RX_DLY_INT);
362 tasklet_schedule(&priv->rx_tasklet);
363 }
364
365 if (fe_int & RAMIPS_TX_DLY_INT) {
366 ramips_fe_int_disable(RAMIPS_TX_DLY_INT);
367 tasklet_schedule(&priv->tx_housekeeping_tasklet);
368 }
369
370 return IRQ_HANDLED;
371 }
372
373 static int
374 ramips_eth_open(struct net_device *dev)
375 {
376 struct raeth_priv *priv = netdev_priv(dev);
377 int err;
378
379 err = request_irq(dev->irq, ramips_eth_irq, IRQF_DISABLED,
380 dev->name, dev);
381 if (err)
382 return err;
383
384 err = ramips_alloc_dma(priv);
385 if (err)
386 goto err_free_irq;
387
388 ramips_hw_set_macaddr(dev->dev_addr);
389
390 ramips_setup_dma(priv);
391 ramips_fe_wr((ramips_fe_rr(RAMIPS_PDMA_GLO_CFG) & 0xff) |
392 (RAMIPS_TX_WB_DDONE | RAMIPS_RX_DMA_EN |
393 RAMIPS_TX_DMA_EN | RAMIPS_PDMA_SIZE_4DWORDS),
394 RAMIPS_PDMA_GLO_CFG);
395 ramips_fe_wr((ramips_fe_rr(RAMIPS_FE_GLO_CFG) &
396 ~(RAMIPS_US_CYC_CNT_MASK << RAMIPS_US_CYC_CNT_SHIFT)) |
397 ((priv->plat->sys_freq / RAMIPS_US_CYC_CNT_DIVISOR) << RAMIPS_US_CYC_CNT_SHIFT),
398 RAMIPS_FE_GLO_CFG);
399
400 tasklet_init(&priv->tx_housekeeping_tasklet, ramips_eth_tx_housekeeping,
401 (unsigned long)dev);
402 tasklet_init(&priv->rx_tasklet, ramips_eth_rx_hw, (unsigned long)dev);
403
404 ramips_setup_mdio_cfg(priv);
405
406 ramips_fe_wr(RAMIPS_DELAY_INIT, RAMIPS_DLY_INT_CFG);
407 ramips_fe_wr(RAMIPS_TX_DLY_INT | RAMIPS_RX_DLY_INT, RAMIPS_FE_INT_ENABLE);
408 ramips_fe_wr(ramips_fe_rr(RAMIPS_GDMA1_FWD_CFG) &
409 ~(RAMIPS_GDM1_ICS_EN | RAMIPS_GDM1_TCS_EN | RAMIPS_GDM1_UCS_EN | 0xffff),
410 RAMIPS_GDMA1_FWD_CFG);
411 ramips_fe_wr(ramips_fe_rr(RAMIPS_CDMA_CSG_CFG) &
412 ~(RAMIPS_ICS_GEN_EN | RAMIPS_TCS_GEN_EN | RAMIPS_UCS_GEN_EN),
413 RAMIPS_CDMA_CSG_CFG);
414 ramips_fe_wr(RAMIPS_PSE_FQFC_CFG_INIT, RAMIPS_PSE_FQ_CFG);
415 ramips_fe_wr(1, RAMIPS_FE_RST_GL);
416 ramips_fe_wr(0, RAMIPS_FE_RST_GL);
417
418 netif_start_queue(dev);
419 return 0;
420
421 err_free_irq:
422 free_irq(dev->irq, dev);
423 return err;
424 }
425
426 static int
427 ramips_eth_stop(struct net_device *dev)
428 {
429 struct raeth_priv *priv = netdev_priv(dev);
430
431 ramips_fe_wr(ramips_fe_rr(RAMIPS_PDMA_GLO_CFG) &
432 ~(RAMIPS_TX_WB_DDONE | RAMIPS_RX_DMA_EN | RAMIPS_TX_DMA_EN),
433 RAMIPS_PDMA_GLO_CFG);
434
435 /* disable all interrupts in the hw */
436 ramips_fe_wr(0, RAMIPS_FE_INT_ENABLE);
437
438 free_irq(dev->irq, dev);
439 netif_stop_queue(dev);
440 tasklet_kill(&priv->tx_housekeeping_tasklet);
441 tasklet_kill(&priv->rx_tasklet);
442 ramips_cleanup_dma(priv);
443 printk(KERN_DEBUG "ramips_eth: stopped\n");
444 return 0;
445 }
446
447 static int __init
448 ramips_eth_probe(struct net_device *dev)
449 {
450 struct raeth_priv *priv = netdev_priv(dev);
451
452 BUG_ON(!priv->plat->reset_fe);
453 priv->plat->reset_fe();
454 net_srandom(jiffies);
455 memcpy(dev->dev_addr, priv->plat->mac, ETH_ALEN);
456
457 ether_setup(dev);
458 dev->mtu = 1500;
459 dev->watchdog_timeo = TX_TIMEOUT;
460 spin_lock_init(&priv->page_lock);
461
462 return 0;
463 }
464
465 static const struct net_device_ops ramips_eth_netdev_ops = {
466 .ndo_init = ramips_eth_probe,
467 .ndo_open = ramips_eth_open,
468 .ndo_stop = ramips_eth_stop,
469 .ndo_start_xmit = ramips_eth_hard_start_xmit,
470 .ndo_tx_timeout = ramips_eth_timeout,
471 .ndo_change_mtu = eth_change_mtu,
472 .ndo_set_mac_address = eth_mac_addr,
473 .ndo_validate_addr = eth_validate_addr,
474 };
475
476 static int
477 ramips_eth_plat_probe(struct platform_device *plat)
478 {
479 struct raeth_priv *priv;
480 struct ramips_eth_platform_data *data = plat->dev.platform_data;
481 struct resource *res;
482 int err;
483
484 if (!data) {
485 dev_err(&plat->dev, "no platform data specified\n");
486 return -EINVAL;
487 }
488
489 res = platform_get_resource(plat, IORESOURCE_MEM, 0);
490 if (!res) {
491 dev_err(&plat->dev, "no memory resource found\n");
492 return -ENXIO;
493 }
494
495 ramips_fe_base = ioremap_nocache(res->start, res->end - res->start + 1);
496 if (!ramips_fe_base)
497 return -ENOMEM;
498
499 ramips_dev = alloc_etherdev(sizeof(struct raeth_priv));
500 if (!ramips_dev) {
501 dev_err(&plat->dev, "alloc_etherdev failed\n");
502 err = -ENOMEM;
503 goto err_unmap;
504 }
505
506 strcpy(ramips_dev->name, "eth%d");
507 ramips_dev->irq = platform_get_irq(plat, 0);
508 if (ramips_dev->irq < 0) {
509 dev_err(&plat->dev, "no IRQ resource found\n");
510 err = -ENXIO;
511 goto err_free_dev;
512 }
513 ramips_dev->addr_len = ETH_ALEN;
514 ramips_dev->base_addr = (unsigned long)ramips_fe_base;
515 ramips_dev->netdev_ops = &ramips_eth_netdev_ops;
516
517 priv = netdev_priv(ramips_dev);
518
519 priv->speed = data->speed;
520 priv->duplex = data->duplex;
521 priv->rx_fc = data->rx_fc;
522 priv->tx_fc = data->tx_fc;
523 priv->plat = data;
524
525 err = register_netdev(ramips_dev);
526 if (err) {
527 dev_err(&plat->dev, "error bringing up device\n");
528 goto err_free_dev;
529 }
530
531 printk(KERN_DEBUG "ramips_eth: loaded\n");
532 return 0;
533
534 err_free_dev:
535 kfree(ramips_dev);
536 err_unmap:
537 iounmap(ramips_fe_base);
538 return err;
539 }
540
541 static int
542 ramips_eth_plat_remove(struct platform_device *plat)
543 {
544 unregister_netdev(ramips_dev);
545 free_netdev(ramips_dev);
546 printk(KERN_DEBUG "ramips_eth: unloaded\n");
547 return 0;
548 }
549
550 static struct platform_driver ramips_eth_driver = {
551 .probe = ramips_eth_plat_probe,
552 .remove = ramips_eth_plat_remove,
553 .driver = {
554 .name = "ramips_eth",
555 .owner = THIS_MODULE,
556 },
557 };
558
559 static int __init
560 ramips_eth_init(void)
561 {
562 int ret;
563
564 ret = rt305x_esw_init();
565 if (ret)
566 return ret;
567
568 ret = platform_driver_register(&ramips_eth_driver);
569 if (ret) {
570 printk(KERN_ERR
571 "ramips_eth: Error registering platfom driver!\n");
572 goto esw_cleanup;
573 }
574
575 return 0;
576
577 esw_cleanup:
578 rt305x_esw_exit();
579 return ret;
580 }
581
582 static void __exit
583 ramips_eth_cleanup(void)
584 {
585 platform_driver_unregister(&ramips_eth_driver);
586 rt305x_esw_exit();
587 }
588
589 module_init(ramips_eth_init);
590 module_exit(ramips_eth_cleanup);
591
592 MODULE_LICENSE("GPL");
593 MODULE_AUTHOR("John Crispin <blogic@openwrt.org>");
594 MODULE_DESCRIPTION("ethernet driver for ramips boards");
OpenWrt Source Repository