projects
/
openwrt
/
openwrt.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
ramips: replace pinctrl property names
[openwrt/openwrt.git]
/
target
/
linux
/
ramips
/
dts
/
rt3352.dtsi
diff --git
a/target/linux/ramips/dts/rt3352.dtsi
b/target/linux/ramips/dts/rt3352.dtsi
index 548a6bb84ae02c81ac494d6d79f906577a86a439..7b7ef13e4beba8e5e20da174277e176f757ed295 100644
(file)
--- a/
target/linux/ramips/dts/rt3352.dtsi
+++ b/
target/linux/ramips/dts/rt3352.dtsi
@@
-107,7
+107,7
@@
#gpio-cells = <2>;
ralink,gpio-base = <0>;
#gpio-cells = <2>;
ralink,gpio-base = <0>;
- ralink,n
r-gpio
= <24>;
+ ralink,n
um-gpios
= <24>;
ralink,register-map = [ 00 04 08 0c
20 24 28 2c
30 34 ];
ralink,register-map = [ 00 04 08 0c
20 24 28 2c
30 34 ];
@@
-126,7
+126,7
@@
#gpio-cells = <2>;
ralink,gpio-base = <24>;
#gpio-cells = <2>;
ralink,gpio-base = <24>;
- ralink,n
r-gpio
= <16>;
+ ralink,n
um-gpios
= <16>;
ralink,register-map = [ 00 04 08 0c
10 14 18 1c
20 24 ];
ralink,register-map = [ 00 04 08 0c
10 14 18 1c
20 24 ];
@@
-142,7
+142,7
@@
#gpio-cells = <2>;
ralink,gpio-base = <40>;
#gpio-cells = <2>;
ralink,gpio-base = <40>;
- ralink,n
r-gpio
= <6>;
+ ralink,n
um-gpios
= <6>;
ralink,register-map = [ 00 04 08 0c
10 14 18 1c
20 24 ];
ralink,register-map = [ 00 04 08 0c
10 14 18 1c
20 24 ];
@@
-261,43
+261,43
@@
i2c_pins: i2c_pins {
i2c_pins {
i2c_pins: i2c_pins {
i2c_pins {
-
ralink,group
= "i2c";
-
ralink,
function = "i2c";
+
groups
= "i2c";
+ function = "i2c";
};
};
mdio_pins: mdio {
mdio {
};
};
mdio_pins: mdio {
mdio {
-
ralink,group
= "mdio";
-
ralink,
function = "mdio";
+
groups
= "mdio";
+ function = "mdio";
};
};
rgmii_pins: rgmii {
rgmii {
};
};
rgmii_pins: rgmii {
rgmii {
-
ralink,group
= "rgmii";
-
ralink,
function = "rgmii";
+
groups
= "rgmii";
+ function = "rgmii";
};
};
spi_pins: spi_pins {
spi_pins {
};
};
spi_pins: spi_pins {
spi_pins {
-
ralink,group
= "spi";
-
ralink,
function = "spi";
+
groups
= "spi";
+ function = "spi";
};
};
spi_cs1: spi1 {
spi1 {
};
};
spi_cs1: spi1 {
spi1 {
-
ralink,group
= "spi_cs1";
-
ralink,
function = "spi_cs1";
+
groups
= "spi_cs1";
+ function = "spi_cs1";
};
};
uartlite_pins: uartlite {
uart {
};
};
uartlite_pins: uartlite {
uart {
-
ralink,group
= "uartlite";
-
ralink,
function = "uartlite";
+
groups
= "uartlite";
+ function = "uartlite";
};
};
};
};
};
};