projects / openwrt / svn-archive / archive.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
atheros: indent fixes
[openwrt/svn-archive/archive.git] / target / linux / atheros / patches-3.10 / 100-board.patch
1 --- a/arch/mips/Kconfig
2 +++ b/arch/mips/Kconfig
3 @@ -138,6 +138,19 @@ config BCM63XX
4 help
5 Support for BCM63XX based boards
6
7 +config ATHEROS_AR231X
8 + bool "Atheros 231x/531x SoC support"
9 + select CEVT_R4K
10 + select CSRC_R4K
11 + select DMA_NONCOHERENT
12 + select IRQ_CPU
13 + select SYS_HAS_CPU_MIPS32_R1
14 + select SYS_SUPPORTS_BIG_ENDIAN
15 + select SYS_SUPPORTS_32BIT_KERNEL
16 + select ARCH_REQUIRE_GPIOLIB
17 + help
18 + Support for AR231x and AR531x based boards
19 +
20 config MIPS_COBALT
21 bool "Cobalt Server"
22 select CEVT_R4K
23 @@ -838,6 +851,7 @@ config NLM_XLP_BOARD
24
25 endchoice
26
27 +source "arch/mips/ar231x/Kconfig"
28 source "arch/mips/alchemy/Kconfig"
29 source "arch/mips/ath79/Kconfig"
30 source "arch/mips/bcm47xx/Kconfig"
31 --- a/arch/mips/Kbuild.platforms
32 +++ b/arch/mips/Kbuild.platforms
33 @@ -6,6 +6,7 @@ platforms += ath79
34 platforms += bcm47xx
35 platforms += bcm63xx
36 platforms += cavium-octeon
37 +platforms += ar231x
38 platforms += cobalt
39 platforms += dec
40 platforms += emma
41 --- /dev/null
42 +++ b/arch/mips/ar231x/Platform
43 @@ -0,0 +1,6 @@
44 +#
45 +# Atheros AR5312/AR2312 WiSoC
46 +#
47 +platform-$(CONFIG_ATHEROS_AR231X) += ar231x/
48 +cflags-$(CONFIG_ATHEROS_AR231X) += -I$(srctree)/arch/mips/include/asm/mach-ar231x
49 +load-$(CONFIG_ATHEROS_AR231X) += 0xffffffff80041000
50 --- /dev/null
51 +++ b/arch/mips/ar231x/Kconfig
52 @@ -0,0 +1,16 @@
53 +config ATHEROS_AR5312
54 + bool "Atheros 5312/2312+ support"
55 + depends on ATHEROS_AR231X
56 + default y
57 +
58 +config ATHEROS_AR2315
59 + bool "Atheros 2315+ support"
60 + depends on ATHEROS_AR231X
61 + select DMA_NONCOHERENT
62 + select CEVT_R4K
63 + select CSRC_R4K
64 + select IRQ_CPU
65 + select SYS_HAS_CPU_MIPS32_R1
66 + select SYS_SUPPORTS_32BIT_KERNEL
67 + select SYS_SUPPORTS_BIG_ENDIAN
68 + default y
69 --- /dev/null
70 +++ b/arch/mips/ar231x/Makefile
71 @@ -0,0 +1,13 @@
72 +#
73 +# This file is subject to the terms and conditions of the GNU General Public
74 +# License. See the file "COPYING" in the main directory of this archive
75 +# for more details.
76 +#
77 +# Copyright (C) 2006 FON Technology, SL.
78 +# Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
79 +# Copyright (C) 2006-2009 Felix Fietkau <nbd@openwrt.org>
80 +#
81 +
82 +obj-y += board.o prom.o devices.o
83 +obj-$(CONFIG_ATHEROS_AR5312) += ar5312.o
84 +obj-$(CONFIG_ATHEROS_AR2315) += ar2315.o
85 --- /dev/null
86 +++ b/arch/mips/ar231x/board.c
87 @@ -0,0 +1,260 @@
88 +/*
89 + * This file is subject to the terms and conditions of the GNU General Public
90 + * License. See the file "COPYING" in the main directory of this archive
91 + * for more details.
92 + *
93 + * Copyright (C) 2003 Atheros Communications, Inc., All Rights Reserved.
94 + * Copyright (C) 2006 FON Technology, SL.
95 + * Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
96 + * Copyright (C) 2006-2009 Felix Fietkau <nbd@openwrt.org>
97 + */
98 +
99 +#include <generated/autoconf.h>
100 +#include <linux/init.h>
101 +#include <linux/module.h>
102 +#include <linux/types.h>
103 +#include <linux/string.h>
104 +#include <linux/platform_device.h>
105 +#include <linux/kernel.h>
106 +#include <linux/random.h>
107 +#include <linux/etherdevice.h>
108 +#include <linux/irq.h>
109 +#include <linux/io.h>
110 +#include <asm/irq_cpu.h>
111 +#include <asm/reboot.h>
112 +
113 +#include <ar231x_platform.h>
114 +#include "devices.h"
115 +#include "ar5312.h"
116 +#include "ar2315.h"
117 +
118 +void (*ar231x_irq_dispatch)(void);
119 +
120 +static inline bool
121 +check_radio_magic(u8 *addr)
122 +{
123 + addr += 0x7a; /* offset for flash magic */
124 + if ((addr[0] == 0x5a) && (addr[1] == 0xa5))
125 + return 1;
126 +
127 + return 0;
128 +}
129 +
130 +static inline bool
131 +check_board_data(u8 *flash_limit, u8 *addr, bool broken)
132 +{
133 + /* config magic found */
134 + if (*((u32 *)addr) == AR531X_BD_MAGIC)
135 + return 1;
136 +
137 + if (!broken)
138 + return 0;
139 +
140 + if (check_radio_magic(addr + 0xf8))
141 + ar231x_board.radio = addr + 0xf8;
142 + if ((addr < flash_limit + 0x10000) &&
143 + check_radio_magic(addr + 0x10000))
144 + ar231x_board.radio = addr + 0x10000;
145 +
146 + if (ar231x_board.radio) {
147 + /* broken board data detected, use radio data to find the offset,
148 + * user will fix this */
149 + return 1;
150 + }
151 + return 0;
152 +}
153 +
154 +static u8 *
155 +find_board_config(u8 *flash_limit, bool broken)
156 +{
157 + u8 *addr;
158 + int found = 0;
159 +
160 + for (addr = flash_limit - 0x1000;
161 + addr >= flash_limit - 0x30000;
162 + addr -= 0x1000) {
163 +
164 + if (check_board_data(flash_limit, addr, broken)) {
165 + found = 1;
166 + break;
167 + }
168 + }
169 +
170 + if (!found)
171 + addr = NULL;
172 +
173 + return addr;
174 +}
175 +
176 +static u8 *
177 +find_radio_config(u8 *flash_limit, u8 *board_config)
178 +{
179 + int found;
180 + u8 *radio_config;
181 +
182 + /*
183 + * Now find the start of Radio Configuration data, using heuristics:
184 + * Search forward from Board Configuration data by 0x1000 bytes
185 + * at a time until we find non-0xffffffff.
186 + */
187 + found = 0;
188 + for (radio_config = board_config + 0x1000;
189 + (radio_config < flash_limit);
190 + radio_config += 0x1000) {
191 + if ((*(u32 *)radio_config != 0xffffffff) &&
192 + check_radio_magic(radio_config)) {
193 + found = 1;
194 + break;
195 + }
196 + }
197 +
198 + /* AR2316 relocates radio config to new location */
199 + if (!found) {
200 + for (radio_config = board_config + 0xf8;
201 + (radio_config < flash_limit - 0x1000 + 0xf8);
202 + radio_config += 0x1000) {
203 + if ((*(u32 *)radio_config != 0xffffffff) &&
204 + check_radio_magic(radio_config)) {
205 + found = 1;
206 + break;
207 + }
208 + }
209 + }
210 +
211 + if (!found) {
212 + pr_warn("WARNING: Could not find Radio Configuration data\n");
213 + radio_config = 0;
214 + }
215 +
216 + return (u8 *) radio_config;
217 +}
218 +
219 +int __init
220 +ar231x_find_config(u8 *flash_limit)
221 +{
222 + struct ar231x_boarddata *config;
223 + unsigned int rcfg_size;
224 + int broken_boarddata = 0;
225 + u8 *bcfg, *rcfg;
226 + u8 *board_data;
227 + u8 *radio_data;
228 + u8 *mac_addr;
229 + u32 offset;
230 +
231 + ar231x_board.config = NULL;
232 + ar231x_board.radio = NULL;
233 + /* Copy the board and radio data to RAM, because accessing the mapped
234 + * memory of the flash directly after booting is not safe */
235 +
236 + /* Try to find valid board and radio data */
237 + bcfg = find_board_config(flash_limit, false);
238 +
239 + /* If that fails, try to at least find valid radio data */
240 + if (!bcfg) {
241 + bcfg = find_board_config(flash_limit, true);
242 + broken_boarddata = 1;
243 + }
244 +
245 + if (!bcfg) {
246 + pr_warn("WARNING: No board configuration data found!\n");
247 + return -ENODEV;
248 + }
249 +
250 + board_data = kzalloc(BOARD_CONFIG_BUFSZ, GFP_KERNEL);
251 + ar231x_board.config = (struct ar231x_boarddata *) board_data;
252 + memcpy(board_data, bcfg, 0x100);
253 + if (broken_boarddata) {
254 + pr_warn("WARNING: broken board data detected\n");
255 + config = ar231x_board.config;
256 + if (!memcmp(config->enet0_mac, "\x00\x00\x00\x00\x00\x00", 6)) {
257 + pr_info("Fixing up empty mac addresses\n");
258 + config->reset_config_gpio = 0xffff;
259 + config->sys_led_gpio = 0xffff;
260 + random_ether_addr(config->wlan0_mac);
261 + config->wlan0_mac[0] &= ~0x06;
262 + random_ether_addr(config->enet0_mac);
263 + random_ether_addr(config->enet1_mac);
264 + }
265 + }
266 +
267 +
268 + /* Radio config starts 0x100 bytes after board config, regardless
269 + * of what the physical layout on the flash chip looks like */
270 +
271 + if (ar231x_board.radio)
272 + rcfg = (u8 *) ar231x_board.radio;
273 + else
274 + rcfg = find_radio_config(flash_limit, bcfg);
275 +
276 + if (!rcfg)
277 + return -ENODEV;
278 +
279 + radio_data = board_data + 0x100 + ((rcfg - bcfg) & 0xfff);
280 + ar231x_board.radio = radio_data;
281 + offset = radio_data - board_data;
282 + pr_info("Radio config found at offset 0x%x (0x%x)\n", rcfg - bcfg,
283 + offset);
284 + rcfg_size = BOARD_CONFIG_BUFSZ - offset;
285 + memcpy(radio_data, rcfg, rcfg_size);
286 +
287 + mac_addr = &radio_data[0x1d * 2];
288 + if (is_broadcast_ether_addr(mac_addr)) {
289 + pr_info("Radio MAC is blank; using board-data\n");
290 + memcpy(mac_addr, ar231x_board.config->wlan0_mac, ETH_ALEN);
291 + }
292 +
293 + return 0;
294 +}
295 +
296 +static void
297 +ar231x_halt(void)
298 +{
299 + local_irq_disable();
300 + while (1);
301 +}
302 +
303 +void __init
304 +plat_mem_setup(void)
305 +{
306 + _machine_halt = ar231x_halt;
307 + pm_power_off = ar231x_halt;
308 +
309 + ar5312_plat_setup();
310 + ar2315_plat_setup();
311 +
312 + /* Disable data watchpoints */
313 + write_c0_watchlo0(0);
314 +}
315 +
316 +
317 +asmlinkage void
318 +plat_irq_dispatch(void)
319 +{
320 + ar231x_irq_dispatch();
321 +}
322 +
323 +void __init
324 +plat_time_init(void)
325 +{
326 + ar5312_time_init();
327 + ar2315_time_init();
328 +}
329 +
330 +unsigned int __cpuinit
331 +get_c0_compare_int(void)
332 +{
333 + return CP0_LEGACY_COMPARE_IRQ;
334 +}
335 +
336 +void __init
337 +arch_init_irq(void)
338 +{
339 + clear_c0_status(ST0_IM);
340 + mips_cpu_irq_init();
341 +
342 + /* Initialize interrupt controllers */
343 + ar5312_irq_init();
344 + ar2315_irq_init();
345 +}
346 +
347 +
348 --- /dev/null
349 +++ b/arch/mips/ar231x/prom.c
350 @@ -0,0 +1,37 @@
351 +/*
352 + * This file is subject to the terms and conditions of the GNU General Public
353 + * License. See the file "COPYING" in the main directory of this archive
354 + * for more details.
355 + *
356 + * Copyright MontaVista Software Inc
357 + * Copyright (C) 2003 Atheros Communications, Inc., All Rights Reserved.
358 + * Copyright (C) 2006 FON Technology, SL.
359 + * Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
360 + * Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org>
361 + */
362 +
363 +/*
364 + * Prom setup file for ar531x
365 + */
366 +
367 +#include <linux/init.h>
368 +#include <generated/autoconf.h>
369 +#include <linux/kernel.h>
370 +#include <linux/string.h>
371 +#include <linux/mm.h>
372 +#include <linux/bootmem.h>
373 +
374 +#include <asm/bootinfo.h>
375 +#include <asm/addrspace.h>
376 +#include "ar5312.h"
377 +#include "ar2315.h"
378 +
379 +void __init prom_init(void)
380 +{
381 + ar5312_prom_init();
382 + ar2315_prom_init();
383 +}
384 +
385 +void __init prom_free_prom_memory(void)
386 +{
387 +}
388 --- /dev/null
389 +++ b/arch/mips/include/asm/mach-ar231x/ar231x_platform.h
390 @@ -0,0 +1,83 @@
391 +#ifndef __AR531X_PLATFORM_H
392 +#define __AR531X_PLATFORM_H
393 +
394 +/*
395 + * This is board-specific data that is stored in a "fixed" location in flash.
396 + * It is shared across operating systems, so it should not be changed lightly.
397 + * The main reason we need it is in order to extract the ethernet MAC
398 + * address(es).
399 + */
400 +struct ar231x_boarddata {
401 + u32 magic; /* board data is valid */
402 +#define AR531X_BD_MAGIC 0x35333131 /* "5311", for all 531x platforms */
403 + u16 cksum; /* checksum (starting with BD_REV 2) */
404 + u16 rev; /* revision of this struct */
405 +#define BD_REV 4
406 + char board_name[64]; /* Name of board */
407 + u16 major; /* Board major number */
408 + u16 minor; /* Board minor number */
409 + u32 flags; /* Board configuration */
410 +#define BD_ENET0 0x00000001 /* ENET0 is stuffed */
411 +#define BD_ENET1 0x00000002 /* ENET1 is stuffed */
412 +#define BD_UART1 0x00000004 /* UART1 is stuffed */
413 +#define BD_UART0 0x00000008 /* UART0 is stuffed (dma) */
414 +#define BD_RSTFACTORY 0x00000010 /* Reset factory defaults stuffed */
415 +#define BD_SYSLED 0x00000020 /* System LED stuffed */
416 +#define BD_EXTUARTCLK 0x00000040 /* External UART clock */
417 +#define BD_CPUFREQ 0x00000080 /* cpu freq is valid in nvram */
418 +#define BD_SYSFREQ 0x00000100 /* sys freq is set in nvram */
419 +#define BD_WLAN0 0x00000200 /* Enable WLAN0 */
420 +#define BD_MEMCAP 0x00000400 /* CAP SDRAM @ mem_cap for testing */
421 +#define BD_DISWATCHDOG 0x00000800 /* disable system watchdog */
422 +#define BD_WLAN1 0x00001000 /* Enable WLAN1 (ar5212) */
423 +#define BD_ISCASPER 0x00002000 /* FLAG for AR2312 */
424 +#define BD_WLAN0_2G_EN 0x00004000 /* FLAG for radio0_2G */
425 +#define BD_WLAN0_5G_EN 0x00008000 /* FLAG for radio0_2G */
426 +#define BD_WLAN1_2G_EN 0x00020000 /* FLAG for radio0_2G */
427 +#define BD_WLAN1_5G_EN 0x00040000 /* FLAG for radio0_2G */
428 + u16 reset_config_gpio; /* Reset factory GPIO pin */
429 + u16 sys_led_gpio; /* System LED GPIO pin */
430 +
431 + u32 cpu_freq; /* CPU core frequency in Hz */
432 + u32 sys_freq; /* System frequency in Hz */
433 + u32 cnt_freq; /* Calculated C0_COUNT frequency */
434 +
435 + u8 wlan0_mac[6];
436 + u8 enet0_mac[6];
437 + u8 enet1_mac[6];
438 +
439 + u16 pci_id; /* Pseudo PCIID for common code */
440 + u16 mem_cap; /* cap bank1 in MB */
441 +
442 + /* version 3 */
443 + u8 wlan1_mac[6]; /* (ar5212) */
444 +};
445 +
446 +#define BOARD_CONFIG_BUFSZ 0x1000
447 +
448 +/*
449 + * Platform device information for the Wireless MAC
450 + */
451 +struct ar231x_board_config {
452 + u16 devid;
453 +
454 + /* board config data */
455 + struct ar231x_boarddata *config;
456 +
457 + /* radio calibration data */
458 + const char *radio;
459 +};
460 +
461 +/*
462 + * Platform device information for the Ethernet MAC
463 + */
464 +struct ar231x_eth {
465 + u32 reset_base;
466 + u32 reset_mac;
467 + u32 reset_phy;
468 + u32 phy_base;
469 + struct ar231x_board_config *config;
470 + char *macaddr;
471 +};
472 +
473 +#endif /* __AR531X_PLATFORM_H */
474 --- /dev/null
475 +++ b/arch/mips/include/asm/mach-ar231x/cpu-feature-overrides.h
476 @@ -0,0 +1,84 @@
477 +/*
478 + * Atheros SoC specific CPU feature overrides
479 + *
480 + * Copyright (C) 2008 Gabor Juhos <juhosg@openwrt.org>
481 + *
482 + * This file was derived from: include/asm-mips/cpu-features.h
483 + * Copyright (C) 2003, 2004 Ralf Baechle
484 + * Copyright (C) 2004 Maciej W. Rozycki
485 + *
486 + * This program is free software; you can redistribute it and/or modify it
487 + * under the terms of the GNU General Public License version 2 as published
488 + * by the Free Software Foundation.
489 + *
490 + */
491 +#ifndef __ASM_MACH_ATHEROS_CPU_FEATURE_OVERRIDES_H
492 +#define __ASM_MACH_ATHEROS_CPU_FEATURE_OVERRIDES_H
493 +
494 +/*
495 + * The ATHEROS SoCs have MIPS 4Kc/4KEc core.
496 + */
497 +#define cpu_has_tlb 1
498 +#define cpu_has_4kex 1
499 +#define cpu_has_3k_cache 0
500 +#define cpu_has_4k_cache 1
501 +#define cpu_has_tx39_cache 0
502 +#define cpu_has_sb1_cache 0
503 +#define cpu_has_fpu 0
504 +#define cpu_has_32fpr 0
505 +#define cpu_has_counter 1
506 +/* #define cpu_has_watch ? */
507 +/* #define cpu_has_divec ? */
508 +/* #define cpu_has_vce ? */
509 +/* #define cpu_has_cache_cdex_p ? */
510 +/* #define cpu_has_cache_cdex_s ? */
511 +/* #define cpu_has_prefetch ? */
512 +/* #define cpu_has_mcheck ? */
513 +#define cpu_has_ejtag 1
514 +
515 +#if !defined(CONFIG_ATHEROS_AR5312)
516 +# define cpu_has_llsc 1
517 +#else
518 +/*
519 + * The MIPS 4Kc V0.9 core in the AR5312/AR2312 have problems with the
520 + * ll/sc instructions.
521 + */
522 +# define cpu_has_llsc 0
523 +#endif
524 +
525 +#define cpu_has_mips16 0
526 +#define cpu_has_mdmx 0
527 +#define cpu_has_mips3d 0
528 +#define cpu_has_smartmips 0
529 +
530 +/* #define cpu_has_vtag_icache ? */
531 +/* #define cpu_has_dc_aliases ? */
532 +/* #define cpu_has_ic_fills_f_dc ? */
533 +/* #define cpu_has_pindexed_dcache ? */
534 +
535 +/* #define cpu_icache_snoops_remote_store ? */
536 +
537 +#define cpu_has_mips32r1 1
538 +
539 +#if !defined(CONFIG_ATHEROS_AR5312)
540 +# define cpu_has_mips32r2 1
541 +#endif
542 +
543 +#define cpu_has_mips64r1 0
544 +#define cpu_has_mips64r2 0
545 +
546 +#define cpu_has_dsp 0
547 +#define cpu_has_mipsmt 0
548 +
549 +/* #define cpu_has_nofpuex ? */
550 +#define cpu_has_64bits 0
551 +#define cpu_has_64bit_zero_reg 0
552 +#define cpu_has_64bit_gp_regs 0
553 +#define cpu_has_64bit_addresses 0
554 +
555 +/* #define cpu_has_inclusive_pcaches ? */
556 +
557 +/* #define cpu_dcache_line_size() ? */
558 +/* #define cpu_icache_line_size() ? */
559 +
560 +#endif /* __ASM_MACH_ATHEROS_CPU_FEATURE_OVERRIDES_H */
561 --- /dev/null
562 +++ b/arch/mips/include/asm/mach-ar231x/dma-coherence.h
563 @@ -0,0 +1,76 @@
564 +/*
565 + * This file is subject to the terms and conditions of the GNU General Public
566 + * License. See the file "COPYING" in the main directory of this archive
567 + * for more details.
568 + *
569 + * Copyright (C) 2006 Ralf Baechle <ralf@linux-mips.org>
570 + * Copyright (C) 2007 Felix Fietkau <nbd@openwrt.org>
571 + *
572 + */
573 +#ifndef __ASM_MACH_GENERIC_DMA_COHERENCE_H
574 +#define __ASM_MACH_GENERIC_DMA_COHERENCE_H
575 +
576 +#define PCI_DMA_OFFSET 0x20000000
577 +
578 +#include <linux/device.h>
579 +
580 +static inline dma_addr_t ar231x_dev_offset(struct device *dev)
581 +{
582 +#ifdef CONFIG_PCI
583 + extern struct bus_type pci_bus_type;
584 +
585 + if (dev && dev->bus == &pci_bus_type)
586 + return PCI_DMA_OFFSET;
587 + else
588 +#endif
589 + return 0;
590 +}
591 +
592 +static inline dma_addr_t plat_map_dma_mem(struct device *dev, void *addr, size_t size)
593 +{
594 + return virt_to_phys(addr) + ar231x_dev_offset(dev);
595 +}
596 +
597 +static inline dma_addr_t plat_map_dma_mem_page(struct device *dev, struct page *page)
598 +{
599 + return page_to_phys(page) + ar231x_dev_offset(dev);
600 +}
601 +
602 +static inline unsigned long plat_dma_addr_to_phys(struct device *dev,
603 + dma_addr_t dma_addr)
604 +{
605 + return dma_addr - ar231x_dev_offset(dev);
606 +}
607 +
608 +static inline void plat_unmap_dma_mem(struct device *dev, dma_addr_t dma_addr,
609 + size_t size, enum dma_data_direction direction)
610 +{
611 +}
612 +
613 +static inline int plat_dma_supported(struct device *dev, u64 mask)
614 +{
615 + return 1;
616 +}
617 +
618 +static inline void plat_extra_sync_for_device(struct device *dev)
619 +{
620 + return;
621 +}
622 +
623 +static inline int plat_dma_mapping_error(struct device *dev,
624 + dma_addr_t dma_addr)
625 +{
626 + return 0;
627 +}
628 +
629 +static inline int plat_device_is_coherent(struct device *dev)
630 +{
631 +#ifdef CONFIG_DMA_COHERENT
632 + return 1;
633 +#endif
634 +#ifdef CONFIG_DMA_NONCOHERENT
635 + return 0;
636 +#endif
637 +}
638 +
639 +#endif /* __ASM_MACH_GENERIC_DMA_COHERENCE_H */
640 --- /dev/null
641 +++ b/arch/mips/include/asm/mach-ar231x/gpio.h
642 @@ -0,0 +1,30 @@
643 +#ifndef _ATHEROS_GPIO_H_
644 +#define _ATHEROS_GPIO_H_
645 +
646 +#include <ar231x.h>
647 +
648 +#define gpio_get_value __gpio_get_value
649 +#define gpio_set_value __gpio_set_value
650 +#define gpio_cansleep __gpio_cansleep
651 +
652 +/*
653 + * Wrappers for the generic GPIO layer
654 + */
655 +
656 +/* not sure if these are used? */
657 +
658 +/* Returns IRQ to attach for gpio. Unchecked function */
659 +static inline int gpio_to_irq(unsigned gpio)
660 +{
661 + return AR531X_GPIO_IRQ(gpio);
662 +}
663 +
664 +/* Returns gpio for IRQ attached. Unchecked function */
665 +static inline int irq_to_gpio(unsigned irq)
666 +{
667 + return irq - AR531X_GPIO_IRQ(0);
668 +}
669 +
670 +#include <asm-generic/gpio.h> /* cansleep wrappers */
671 +
672 +#endif
673 --- /dev/null
674 +++ b/arch/mips/include/asm/mach-ar231x/reset.h
675 @@ -0,0 +1,6 @@
676 +#ifndef __AR531X_RESET_H
677 +#define __AR531X_RESET_H
678 +
679 +void ar531x_disable_reset_button(void);
680 +
681 +#endif /* __AR531X_RESET_H */
682 --- /dev/null
683 +++ b/arch/mips/include/asm/mach-ar231x/war.h
684 @@ -0,0 +1,25 @@
685 +/*
686 + * This file is subject to the terms and conditions of the GNU General Public
687 + * License. See the file "COPYING" in the main directory of this archive
688 + * for more details.
689 + *
690 + * Copyright (C) 2008 Felix Fietkau <nbd@openwrt.org>
691 + */
692 +#ifndef __ASM_MIPS_MACH_ATHEROS_WAR_H
693 +#define __ASM_MIPS_MACH_ATHEROS_WAR_H
694 +
695 +#define R4600_V1_INDEX_ICACHEOP_WAR 0
696 +#define R4600_V1_HIT_CACHEOP_WAR 0
697 +#define R4600_V2_HIT_CACHEOP_WAR 0
698 +#define R5432_CP0_INTERRUPT_WAR 0
699 +#define BCM1250_M3_WAR 0
700 +#define SIBYTE_1956_WAR 0
701 +#define MIPS4K_ICACHE_REFILL_WAR 0
702 +#define MIPS_CACHE_SYNC_WAR 0
703 +#define TX49XX_ICACHE_INDEX_INV_WAR 0
704 +#define RM9000_CDEX_SMP_WAR 0
705 +#define ICACHE_REFILLS_WORKAROUND_WAR 0
706 +#define R10000_LLSC_WAR 0
707 +#define MIPS34K_MISSED_ITLB_WAR 0
708 +
709 +#endif /* __ASM_MIPS_MACH_ATHEROS_WAR_H */
710 --- /dev/null
711 +++ b/arch/mips/include/asm/mach-ar231x/ar2315_regs.h
712 @@ -0,0 +1,580 @@
713 +/*
714 + * Register definitions for AR2315+
715 + *
716 + * This file is subject to the terms and conditions of the GNU General Public
717 + * License. See the file "COPYING" in the main directory of this archive
718 + * for more details.
719 + *
720 + * Copyright (C) 2003 Atheros Communications, Inc., All Rights Reserved.
721 + * Copyright (C) 2006 FON Technology, SL.
722 + * Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
723 + * Copyright (C) 2006-2008 Felix Fietkau <nbd@openwrt.org>
724 + */
725 +
726 +#ifndef __AR2315_REG_H
727 +#define __AR2315_REG_H
728 +
729 +/*
730 + * IRQs
731 + */
732 +#define AR2315_IRQ_MISC_INTRS (MIPS_CPU_IRQ_BASE+2) /* C0_CAUSE: 0x0400 */
733 +#define AR2315_IRQ_WLAN0_INTRS (MIPS_CPU_IRQ_BASE+3) /* C0_CAUSE: 0x0800 */
734 +#define AR2315_IRQ_ENET0_INTRS (MIPS_CPU_IRQ_BASE+4) /* C0_CAUSE: 0x1000 */
735 +#define AR2315_IRQ_LCBUS_PCI (MIPS_CPU_IRQ_BASE+5) /* C0_CAUSE: 0x2000 */
736 +#define AR2315_IRQ_WLAN0_POLL (MIPS_CPU_IRQ_BASE+6) /* C0_CAUSE: 0x4000 */
737 +
738 +/*
739 + * Address map
740 + */
741 +#define AR2315_SPI_READ 0x08000000 /* SPI FLASH */
742 +#define AR2315_WLAN0 0x10000000 /* Wireless MMR */
743 +#define AR2315_PCI 0x10100000 /* PCI MMR */
744 +#define AR2315_SDRAMCTL 0x10300000 /* SDRAM MMR */
745 +#define AR2315_LOCAL 0x10400000 /* LOCAL BUS MMR */
746 +#define AR2315_ENET0 0x10500000 /* ETHERNET MMR */
747 +#define AR2315_DSLBASE 0x11000000 /* RESET CONTROL MMR */
748 +#define AR2315_UART0 0x11100003 /* UART MMR */
749 +#define AR2315_SPI 0x11300000 /* SPI FLASH MMR */
750 +#define AR2315_PCIEXT 0x80000000 /* pci external */
751 +
752 +/*
753 + * Reset Register
754 + */
755 +#define AR2315_COLD_RESET (AR2315_DSLBASE + 0x0000)
756 +
757 +#define AR2315_RESET_COLD_AHB 0x00000001
758 +#define AR2315_RESET_COLD_APB 0x00000002
759 +#define AR2315_RESET_COLD_CPU 0x00000004
760 +#define AR2315_RESET_COLD_CPUWARM 0x00000008
761 +#define AR2315_RESET_SYSTEM (RESET_COLD_CPU | RESET_COLD_APB | RESET_COLD_AHB) /* full system */
762 +#define AR2317_RESET_SYSTEM 0x00000010
763 +
764 +
765 +#define AR2315_RESET (AR2315_DSLBASE + 0x0004)
766 +
767 +#define AR2315_RESET_WARM_WLAN0_MAC 0x00000001 /* warm reset WLAN0 MAC */
768 +#define AR2315_RESET_WARM_WLAN0_BB 0x00000002 /* warm reset WLAN0 BaseBand */
769 +#define AR2315_RESET_MPEGTS_RSVD 0x00000004 /* warm reset MPEG-TS */
770 +#define AR2315_RESET_PCIDMA 0x00000008 /* warm reset PCI ahb/dma */
771 +#define AR2315_RESET_MEMCTL 0x00000010 /* warm reset memory controller */
772 +#define AR2315_RESET_LOCAL 0x00000020 /* warm reset local bus */
773 +#define AR2315_RESET_I2C_RSVD 0x00000040 /* warm reset I2C bus */
774 +#define AR2315_RESET_SPI 0x00000080 /* warm reset SPI interface */
775 +#define AR2315_RESET_UART0 0x00000100 /* warm reset UART0 */
776 +#define AR2315_RESET_IR_RSVD 0x00000200 /* warm reset IR interface */
777 +#define AR2315_RESET_EPHY0 0x00000400 /* cold reset ENET0 phy */
778 +#define AR2315_RESET_ENET0 0x00000800 /* cold reset ENET0 mac */
779 +
780 +/*
781 + * AHB master arbitration control
782 + */
783 +#define AR2315_AHB_ARB_CTL (AR2315_DSLBASE + 0x0008)
784 +
785 +#define AR2315_ARB_CPU 0x00000001 /* CPU, default */
786 +#define AR2315_ARB_WLAN 0x00000002 /* WLAN */
787 +#define AR2315_ARB_MPEGTS_RSVD 0x00000004 /* MPEG-TS */
788 +#define AR2315_ARB_LOCAL 0x00000008 /* LOCAL */
789 +#define AR2315_ARB_PCI 0x00000010 /* PCI */
790 +#define AR2315_ARB_ETHERNET 0x00000020 /* Ethernet */
791 +#define AR2315_ARB_RETRY 0x00000100 /* retry policy, debug only */
792 +
793 +/*
794 + * Config Register
795 + */
796 +#define AR2315_ENDIAN_CTL (AR2315_DSLBASE + 0x000c)
797 +
798 +#define AR2315_CONFIG_AHB 0x00000001 /* EC - AHB bridge endianess */
799 +#define AR2315_CONFIG_WLAN 0x00000002 /* WLAN byteswap */
800 +#define AR2315_CONFIG_MPEGTS_RSVD 0x00000004 /* MPEG-TS byteswap */
801 +#define AR2315_CONFIG_PCI 0x00000008 /* PCI byteswap */
802 +#define AR2315_CONFIG_MEMCTL 0x00000010 /* Memory controller endianess */
803 +#define AR2315_CONFIG_LOCAL 0x00000020 /* Local bus byteswap */
804 +#define AR2315_CONFIG_ETHERNET 0x00000040 /* Ethernet byteswap */
805 +
806 +#define AR2315_CONFIG_MERGE 0x00000200 /* CPU write buffer merge */
807 +#define AR2315_CONFIG_CPU 0x00000400 /* CPU big endian */
808 +#define AR2315_CONFIG_PCIAHB 0x00000800
809 +#define AR2315_CONFIG_PCIAHB_BRIDGE 0x00001000
810 +#define AR2315_CONFIG_SPI 0x00008000 /* SPI byteswap */
811 +#define AR2315_CONFIG_CPU_DRAM 0x00010000
812 +#define AR2315_CONFIG_CPU_PCI 0x00020000
813 +#define AR2315_CONFIG_CPU_MMR 0x00040000
814 +#define AR2315_CONFIG_BIG 0x00000400
815 +
816 +
817 +/*
818 + * NMI control
819 + */
820 +#define AR2315_NMI_CTL (AR2315_DSLBASE + 0x0010)
821 +
822 +#define AR2315_NMI_EN 1
823 +
824 +/*
825 + * Revision Register - Initial value is 0x3010 (WMAC 3.0, AR531X 1.0).
826 + */
827 +#define AR2315_SREV (AR2315_DSLBASE + 0x0014)
828 +
829 +#define AR2315_REV_MAJ 0x00f0
830 +#define AR2315_REV_MAJ_S 4
831 +#define AR2315_REV_MIN 0x000f
832 +#define AR2315_REV_MIN_S 0
833 +#define AR2315_REV_CHIP (AR2315_REV_MAJ|AR2315_REV_MIN)
834 +
835 +/*
836 + * Interface Enable
837 + */
838 +#define AR2315_IF_CTL (AR2315_DSLBASE + 0x0018)
839 +
840 +#define AR2315_IF_MASK 0x00000007
841 +#define AR2315_IF_DISABLED 0
842 +#define AR2315_IF_PCI 1
843 +#define AR2315_IF_TS_LOCAL 2
844 +#define AR2315_IF_ALL 3 /* only for emulation with separate pins */
845 +#define AR2315_IF_LOCAL_HOST 0x00000008
846 +#define AR2315_IF_PCI_HOST 0x00000010
847 +#define AR2315_IF_PCI_INTR 0x00000020
848 +#define AR2315_IF_PCI_CLK_MASK 0x00030000
849 +#define AR2315_IF_PCI_CLK_INPUT 0
850 +#define AR2315_IF_PCI_CLK_OUTPUT_LOW 1
851 +#define AR2315_IF_PCI_CLK_OUTPUT_CLK 2
852 +#define AR2315_IF_PCI_CLK_OUTPUT_HIGH 3
853 +#define AR2315_IF_PCI_CLK_SHIFT 16
854 +
855 +/*
856 + * APB Interrupt control
857 + */
858 +
859 +#define AR2315_ISR (AR2315_DSLBASE + 0x0020)
860 +#define AR2315_IMR (AR2315_DSLBASE + 0x0024)
861 +#define AR2315_GISR (AR2315_DSLBASE + 0x0028)
862 +
863 +#define AR2315_ISR_UART0 0x0001 /* high speed UART */
864 +#define AR2315_ISR_I2C_RSVD 0x0002 /* I2C bus */
865 +#define AR2315_ISR_SPI 0x0004 /* SPI bus */
866 +#define AR2315_ISR_AHB 0x0008 /* AHB error */
867 +#define AR2315_ISR_APB 0x0010 /* APB error */
868 +#define AR2315_ISR_TIMER 0x0020 /* timer */
869 +#define AR2315_ISR_GPIO 0x0040 /* GPIO */
870 +#define AR2315_ISR_WD 0x0080 /* watchdog */
871 +#define AR2315_ISR_IR_RSVD 0x0100 /* IR */
872 +
873 +#define AR2315_GISR_MISC 0x0001
874 +#define AR2315_GISR_WLAN0 0x0002
875 +#define AR2315_GISR_MPEGTS_RSVD 0x0004
876 +#define AR2315_GISR_LOCALPCI 0x0008
877 +#define AR2315_GISR_WMACPOLL 0x0010
878 +#define AR2315_GISR_TIMER 0x0020
879 +#define AR2315_GISR_ETHERNET 0x0040
880 +
881 +/*
882 + * Interrupt routing from IO to the processor IP bits
883 + * Define our inter mask and level
884 + */
885 +#define AR2315_INTR_MISCIO SR_IBIT3
886 +#define AR2315_INTR_WLAN0 SR_IBIT4
887 +#define AR2315_INTR_ENET0 SR_IBIT5
888 +#define AR2315_INTR_LOCALPCI SR_IBIT6
889 +#define AR2315_INTR_WMACPOLL SR_IBIT7
890 +#define AR2315_INTR_COMPARE SR_IBIT8
891 +
892 +/*
893 + * Timers
894 + */
895 +#define AR2315_TIMER (AR2315_DSLBASE + 0x0030)
896 +#define AR2315_RELOAD (AR2315_DSLBASE + 0x0034)
897 +#define AR2315_WD (AR2315_DSLBASE + 0x0038)
898 +#define AR2315_WDC (AR2315_DSLBASE + 0x003c)
899 +
900 +#define AR2315_WDC_IGNORE_EXPIRATION 0x00000000
901 +#define AR2315_WDC_NMI 0x00000001 /* NMI on watchdog */
902 +#define AR2315_WDC_RESET 0x00000002 /* reset on watchdog */
903 +
904 +/*
905 + * CPU Performance Counters
906 + */
907 +#define AR2315_PERFCNT0 (AR2315_DSLBASE + 0x0048)
908 +#define AR2315_PERFCNT1 (AR2315_DSLBASE + 0x004c)
909 +
910 +#define AR2315_PERF0_DATAHIT 0x0001 /* Count Data Cache Hits */
911 +#define AR2315_PERF0_DATAMISS 0x0002 /* Count Data Cache Misses */
912 +#define AR2315_PERF0_INSTHIT 0x0004 /* Count Instruction Cache Hits */
913 +#define AR2315_PERF0_INSTMISS 0x0008 /* Count Instruction Cache Misses */
914 +#define AR2315_PERF0_ACTIVE 0x0010 /* Count Active Processor Cycles */
915 +#define AR2315_PERF0_WBHIT 0x0020 /* Count CPU Write Buffer Hits */
916 +#define AR2315_PERF0_WBMISS 0x0040 /* Count CPU Write Buffer Misses */
917 +
918 +#define AR2315_PERF1_EB_ARDY 0x0001 /* Count EB_ARdy signal */
919 +#define AR2315_PERF1_EB_AVALID 0x0002 /* Count EB_AValid signal */
920 +#define AR2315_PERF1_EB_WDRDY 0x0004 /* Count EB_WDRdy signal */
921 +#define AR2315_PERF1_EB_RDVAL 0x0008 /* Count EB_RdVal signal */
922 +#define AR2315_PERF1_VRADDR 0x0010 /* Count valid read address cycles */
923 +#define AR2315_PERF1_VWADDR 0x0020 /* Count valid write address cycles */
924 +#define AR2315_PERF1_VWDATA 0x0040 /* Count valid write data cycles */
925 +
926 +/*
927 + * AHB Error Reporting.
928 + */
929 +#define AR2315_AHB_ERR0 (AR2315_DSLBASE + 0x0050) /* error */
930 +#define AR2315_AHB_ERR1 (AR2315_DSLBASE + 0x0054) /* haddr */
931 +#define AR2315_AHB_ERR2 (AR2315_DSLBASE + 0x0058) /* hwdata */
932 +#define AR2315_AHB_ERR3 (AR2315_DSLBASE + 0x005c) /* hrdata */
933 +#define AR2315_AHB_ERR4 (AR2315_DSLBASE + 0x0060) /* status */
934 +
935 +#define AHB_ERROR_DET 1 /* AHB Error has been detected, */
936 + /* write 1 to clear all bits in ERR0 */
937 +#define AHB_ERROR_OVR 2 /* AHB Error overflow has been detected */
938 +#define AHB_ERROR_WDT 4 /* AHB Error due to wdt instead of hresp */
939 +
940 +#define AR2315_PROCERR_HMAST 0x0000000f
941 +#define AR2315_PROCERR_HMAST_DFLT 0
942 +#define AR2315_PROCERR_HMAST_WMAC 1
943 +#define AR2315_PROCERR_HMAST_ENET 2
944 +#define AR2315_PROCERR_HMAST_PCIENDPT 3
945 +#define AR2315_PROCERR_HMAST_LOCAL 4
946 +#define AR2315_PROCERR_HMAST_CPU 5
947 +#define AR2315_PROCERR_HMAST_PCITGT 6
948 +
949 +#define AR2315_PROCERR_HMAST_S 0
950 +#define AR2315_PROCERR_HWRITE 0x00000010
951 +#define AR2315_PROCERR_HSIZE 0x00000060
952 +#define AR2315_PROCERR_HSIZE_S 5
953 +#define AR2315_PROCERR_HTRANS 0x00000180
954 +#define AR2315_PROCERR_HTRANS_S 7
955 +#define AR2315_PROCERR_HBURST 0x00000e00
956 +#define AR2315_PROCERR_HBURST_S 9
957 +
958 +/*
959 + * Clock Control
960 + */
961 +#define AR2315_PLLC_CTL (AR2315_DSLBASE + 0x0064)
962 +#define AR2315_PLLV_CTL (AR2315_DSLBASE + 0x0068)
963 +#define AR2315_CPUCLK (AR2315_DSLBASE + 0x006c)
964 +#define AR2315_AMBACLK (AR2315_DSLBASE + 0x0070)
965 +#define AR2315_SYNCCLK (AR2315_DSLBASE + 0x0074)
966 +#define AR2315_DSL_SLEEP_CTL (AR2315_DSLBASE + 0x0080)
967 +#define AR2315_DSL_SLEEP_DUR (AR2315_DSLBASE + 0x0084)
968 +
969 +/* PLLc Control fields */
970 +#define PLLC_REF_DIV_M 0x00000003
971 +#define PLLC_REF_DIV_S 0
972 +#define PLLC_FDBACK_DIV_M 0x0000007C
973 +#define PLLC_FDBACK_DIV_S 2
974 +#define PLLC_ADD_FDBACK_DIV_M 0x00000080
975 +#define PLLC_ADD_FDBACK_DIV_S 7
976 +#define PLLC_CLKC_DIV_M 0x0001c000
977 +#define PLLC_CLKC_DIV_S 14
978 +#define PLLC_CLKM_DIV_M 0x00700000
979 +#define PLLC_CLKM_DIV_S 20
980 +
981 +/* CPU CLK Control fields */
982 +#define CPUCLK_CLK_SEL_M 0x00000003
983 +#define CPUCLK_CLK_SEL_S 0
984 +#define CPUCLK_CLK_DIV_M 0x0000000c
985 +#define CPUCLK_CLK_DIV_S 2
986 +
987 +/* AMBA CLK Control fields */
988 +#define AMBACLK_CLK_SEL_M 0x00000003
989 +#define AMBACLK_CLK_SEL_S 0
990 +#define AMBACLK_CLK_DIV_M 0x0000000c
991 +#define AMBACLK_CLK_DIV_S 2
992 +
993 +/*
994 + * GPIO
995 + */
996 +#define AR2315_GPIO_DI (AR2315_DSLBASE + 0x0088)
997 +#define AR2315_GPIO_DO (AR2315_DSLBASE + 0x0090)
998 +#define AR2315_GPIO_CR (AR2315_DSLBASE + 0x0098)
999 +#define AR2315_GPIO_INT (AR2315_DSLBASE + 0x00a0)
1000 +
1001 +#define AR2315_GPIO_CR_M(x) (1 << (x)) /* mask for i/o */
1002 +#define AR2315_GPIO_CR_O(x) (1 << (x)) /* output */
1003 +#define AR2315_GPIO_CR_I(x) (0) /* input */
1004 +
1005 +#define AR2315_GPIO_INT_S(x) (x) /* interrupt enable */
1006 +#define AR2315_GPIO_INT_M (0x3F) /* mask for int */
1007 +#define AR2315_GPIO_INT_LVL(x) ((x) << 6) /* interrupt level */
1008 +#define AR2315_GPIO_INT_LVL_M ((0x3) << 6) /* mask for int level */
1009 +
1010 +#define AR2315_GPIO_INT_MAX_Y 1 /* Maximum value of Y for AR5313_GPIO_INT_* macros */
1011 +#define AR2315_GPIO_INT_LVL_OFF 0 /* Triggerring off */
1012 +#define AR2315_GPIO_INT_LVL_LOW 1 /* Low Level Triggered */
1013 +#define AR2315_GPIO_INT_LVL_HIGH 2 /* High Level Triggered */
1014 +#define AR2315_GPIO_INT_LVL_EDGE 3 /* Edge Triggered */
1015 +
1016 +#define AR2315_RESET_GPIO 5
1017 +#define AR2315_NUM_GPIO 22
1018 +
1019 +/*
1020 + * PCI Clock Control
1021 + */
1022 +#define AR2315_PCICLK (AR2315_DSLBASE + 0x00a4)
1023 +
1024 +#define AR2315_PCICLK_INPUT_M 0x3
1025 +#define AR2315_PCICLK_INPUT_S 0
1026 +
1027 +#define AR2315_PCICLK_PLLC_CLKM 0
1028 +#define AR2315_PCICLK_PLLC_CLKM1 1
1029 +#define AR2315_PCICLK_PLLC_CLKC 2
1030 +#define AR2315_PCICLK_REF_CLK 3
1031 +
1032 +#define AR2315_PCICLK_DIV_M 0xc
1033 +#define AR2315_PCICLK_DIV_S 2
1034 +
1035 +#define AR2315_PCICLK_IN_FREQ 0
1036 +#define AR2315_PCICLK_IN_FREQ_DIV_6 1
1037 +#define AR2315_PCICLK_IN_FREQ_DIV_8 2
1038 +#define AR2315_PCICLK_IN_FREQ_DIV_10 3
1039 +
1040 +/*
1041 + * Observation Control Register
1042 + */
1043 +#define AR2315_OCR (AR2315_DSLBASE + 0x00b0)
1044 +#define OCR_GPIO0_IRIN 0x0040
1045 +#define OCR_GPIO1_IROUT 0x0080
1046 +#define OCR_GPIO3_RXCLR 0x0200
1047 +
1048 +/*
1049 + * General Clock Control
1050 + */
1051 +
1052 +#define AR2315_MISCCLK (AR2315_DSLBASE + 0x00b4)
1053 +#define MISCCLK_PLLBYPASS_EN 0x00000001
1054 +#define MISCCLK_PROCREFCLK 0x00000002
1055 +
1056 +/*
1057 + * SDRAM Controller
1058 + * - No read or write buffers are included.
1059 + */
1060 +#define AR2315_MEM_CFG (AR2315_SDRAMCTL + 0x00)
1061 +#define AR2315_MEM_CTRL (AR2315_SDRAMCTL + 0x0c)
1062 +#define AR2315_MEM_REF (AR2315_SDRAMCTL + 0x10)
1063 +
1064 +#define SDRAM_DATA_WIDTH_M 0x00006000
1065 +#define SDRAM_DATA_WIDTH_S 13
1066 +
1067 +#define SDRAM_COL_WIDTH_M 0x00001E00
1068 +#define SDRAM_COL_WIDTH_S 9
1069 +
1070 +#define SDRAM_ROW_WIDTH_M 0x000001E0
1071 +#define SDRAM_ROW_WIDTH_S 5
1072 +
1073 +#define SDRAM_BANKADDR_BITS_M 0x00000018
1074 +#define SDRAM_BANKADDR_BITS_S 3
1075 +
1076 +/*
1077 + * SPI Flash Interface Registers
1078 + */
1079 +
1080 +#define AR2315_SPI_CTL (AR2315_SPI + 0x00)
1081 +#define AR2315_SPI_OPCODE (AR2315_SPI + 0x04)
1082 +#define AR2315_SPI_DATA (AR2315_SPI + 0x08)
1083 +
1084 +#define SPI_CTL_START 0x00000100
1085 +#define SPI_CTL_BUSY 0x00010000
1086 +#define SPI_CTL_TXCNT_MASK 0x0000000f
1087 +#define SPI_CTL_RXCNT_MASK 0x000000f0
1088 +#define SPI_CTL_TX_RX_CNT_MASK 0x000000ff
1089 +#define SPI_CTL_SIZE_MASK 0x00060000
1090 +
1091 +#define SPI_CTL_CLK_SEL_MASK 0x03000000
1092 +#define SPI_OPCODE_MASK 0x000000ff
1093 +
1094 +/*
1095 + * PCI Bus Interface Registers
1096 + */
1097 +#define AR2315_PCI_1MS_REG (AR2315_PCI + 0x0008)
1098 +#define AR2315_PCI_1MS_MASK 0x3FFFF /* # of AHB clk cycles in 1ms */
1099 +
1100 +#define AR2315_PCI_MISC_CONFIG (AR2315_PCI + 0x000c)
1101 +#define AR2315_PCIMISC_TXD_EN 0x00000001 /* Enable TXD for fragments */
1102 +#define AR2315_PCIMISC_CFG_SEL 0x00000002 /* mem or config cycles */
1103 +#define AR2315_PCIMISC_GIG_MASK 0x0000000C /* bits 31-30 for pci req */
1104 +#define AR2315_PCIMISC_RST_MODE 0x00000030
1105 +#define AR2315_PCIRST_INPUT 0x00000000 /* 4:5=0 rst is input */
1106 +#define AR2315_PCIRST_LOW 0x00000010 /* 4:5=1 rst to GND */
1107 +#define AR2315_PCIRST_HIGH 0x00000020 /* 4:5=2 rst to VDD */
1108 +#define AR2315_PCIGRANT_EN 0x00000000 /* 6:7=0 early grant en */
1109 +#define AR2315_PCIGRANT_FRAME 0x00000040 /* 6:7=1 grant waits 4 frame */
1110 +#define AR2315_PCIGRANT_IDLE 0x00000080 /* 6:7=2 grant waits 4 idle */
1111 +#define AR2315_PCIGRANT_GAP 0x00000000 /* 6:7=2 grant waits 4 idle */
1112 +#define AR2315_PCICACHE_DIS 0x00001000 /* PCI external access cache disable */
1113 +
1114 +#define AR2315_PCI_OUT_TSTAMP (AR2315_PCI + 0x0010)
1115 +
1116 +#define AR2315_PCI_UNCACHE_CFG (AR2315_PCI + 0x0014)
1117 +
1118 +#define AR2315_PCI_IN_EN (AR2315_PCI + 0x0100)
1119 +#define AR2315_PCI_IN_EN0 0x01 /* Enable chain 0 */
1120 +#define AR2315_PCI_IN_EN1 0x02 /* Enable chain 1 */
1121 +#define AR2315_PCI_IN_EN2 0x04 /* Enable chain 2 */
1122 +#define AR2315_PCI_IN_EN3 0x08 /* Enable chain 3 */
1123 +
1124 +#define AR2315_PCI_IN_DIS (AR2315_PCI + 0x0104)
1125 +#define AR2315_PCI_IN_DIS0 0x01 /* Disable chain 0 */
1126 +#define AR2315_PCI_IN_DIS1 0x02 /* Disable chain 1 */
1127 +#define AR2315_PCI_IN_DIS2 0x04 /* Disable chain 2 */
1128 +#define AR2315_PCI_IN_DIS3 0x08 /* Disable chain 3 */
1129 +
1130 +#define AR2315_PCI_IN_PTR (AR2315_PCI + 0x0200)
1131 +
1132 +#define AR2315_PCI_OUT_EN (AR2315_PCI + 0x0400)
1133 +#define AR2315_PCI_OUT_EN0 0x01 /* Enable chain 0 */
1134 +
1135 +#define AR2315_PCI_OUT_DIS (AR2315_PCI + 0x0404)
1136 +#define AR2315_PCI_OUT_DIS0 0x01 /* Disable chain 0 */
1137 +
1138 +#define AR2315_PCI_OUT_PTR (AR2315_PCI + 0x0408)
1139 +
1140 +#define AR2315_PCI_INT_STATUS (AR2315_PCI + 0x0500) /* write one to clr */
1141 +#define AR2315_PCI_TXINT 0x00000001 /* Desc In Completed */
1142 +#define AR2315_PCI_TXOK 0x00000002 /* Desc In OK */
1143 +#define AR2315_PCI_TXERR 0x00000004 /* Desc In ERR */
1144 +#define AR2315_PCI_TXEOL 0x00000008 /* Desc In End-of-List */
1145 +#define AR2315_PCI_RXINT 0x00000010 /* Desc Out Completed */
1146 +#define AR2315_PCI_RXOK 0x00000020 /* Desc Out OK */
1147 +#define AR2315_PCI_RXERR 0x00000040 /* Desc Out ERR */
1148 +#define AR2315_PCI_RXEOL 0x00000080 /* Desc Out EOL */
1149 +#define AR2315_PCI_TXOOD 0x00000200 /* Desc In Out-of-Desc */
1150 +#define AR2315_PCI_MASK 0x0000FFFF /* Desc Mask */
1151 +#define AR2315_PCI_EXT_INT 0x02000000
1152 +#define AR2315_PCI_ABORT_INT 0x04000000
1153 +
1154 +#define AR2315_PCI_INT_MASK (AR2315_PCI + 0x0504) /* same as INT_STATUS */
1155 +
1156 +#define AR2315_PCI_INTEN_REG (AR2315_PCI + 0x0508)
1157 +#define AR2315_PCI_INT_DISABLE 0x00 /* disable pci interrupts */
1158 +#define AR2315_PCI_INT_ENABLE 0x01 /* enable pci interrupts */
1159 +
1160 +#define AR2315_PCI_HOST_IN_EN (AR2315_PCI + 0x0800)
1161 +#define AR2315_PCI_HOST_IN_DIS (AR2315_PCI + 0x0804)
1162 +#define AR2315_PCI_HOST_IN_PTR (AR2315_PCI + 0x0810)
1163 +#define AR2315_PCI_HOST_OUT_EN (AR2315_PCI + 0x0900)
1164 +#define AR2315_PCI_HOST_OUT_DIS (AR2315_PCI + 0x0904)
1165 +#define AR2315_PCI_HOST_OUT_PTR (AR2315_PCI + 0x0908)
1166 +
1167 +
1168 +/*
1169 + * Local Bus Interface Registers
1170 + */
1171 +#define AR2315_LB_CONFIG (AR2315_LOCAL + 0x0000)
1172 +#define AR2315_LBCONF_OE 0x00000001 /* =1 OE is low-true */
1173 +#define AR2315_LBCONF_CS0 0x00000002 /* =1 first CS is low-true */
1174 +#define AR2315_LBCONF_CS1 0x00000004 /* =1 2nd CS is low-true */
1175 +#define AR2315_LBCONF_RDY 0x00000008 /* =1 RDY is low-true */
1176 +#define AR2315_LBCONF_WE 0x00000010 /* =1 Write En is low-true */
1177 +#define AR2315_LBCONF_WAIT 0x00000020 /* =1 WAIT is low-true */
1178 +#define AR2315_LBCONF_ADS 0x00000040 /* =1 Adr Strobe is low-true */
1179 +#define AR2315_LBCONF_MOT 0x00000080 /* =0 Intel, =1 Motorola */
1180 +#define AR2315_LBCONF_8CS 0x00000100 /* =1 8 bits CS, 0= 16bits */
1181 +#define AR2315_LBCONF_8DS 0x00000200 /* =1 8 bits Data S, 0=16bits */
1182 +#define AR2315_LBCONF_ADS_EN 0x00000400 /* =1 Enable ADS */
1183 +#define AR2315_LBCONF_ADR_OE 0x00000800 /* =1 Adr cap on OE, WE or DS */
1184 +#define AR2315_LBCONF_ADDT_MUX 0x00001000 /* =1 Adr and Data share bus */
1185 +#define AR2315_LBCONF_DATA_OE 0x00002000 /* =1 Data cap on OE, WE, DS */
1186 +#define AR2315_LBCONF_16DATA 0x00004000 /* =1 Data is 16 bits wide */
1187 +#define AR2315_LBCONF_SWAPDT 0x00008000 /* =1 Byte swap data */
1188 +#define AR2315_LBCONF_SYNC 0x00010000 /* =1 Bus synchronous to clk */
1189 +#define AR2315_LBCONF_INT 0x00020000 /* =1 Intr is low true */
1190 +#define AR2315_LBCONF_INT_CTR0 0x00000000 /* GND high-Z, Vdd is high-Z */
1191 +#define AR2315_LBCONF_INT_CTR1 0x00040000 /* GND drive, Vdd is high-Z */
1192 +#define AR2315_LBCONF_INT_CTR2 0x00080000 /* GND high-Z, Vdd drive */
1193 +#define AR2315_LBCONF_INT_CTR3 0x000C0000 /* GND drive, Vdd drive */
1194 +#define AR2315_LBCONF_RDY_WAIT 0x00100000 /* =1 RDY is negative of WAIT */
1195 +#define AR2315_LBCONF_INT_PULSE 0x00200000 /* =1 Interrupt is a pulse */
1196 +#define AR2315_LBCONF_ENABLE 0x00400000 /* =1 Falcon respond to LB */
1197 +
1198 +#define AR2315_LB_CLKSEL (AR2315_LOCAL + 0x0004)
1199 +#define AR2315_LBCLK_EXT 0x0001 /* use external clk for lb */
1200 +
1201 +#define AR2315_LB_1MS (AR2315_LOCAL + 0x0008)
1202 +#define AR2315_LB1MS_MASK 0x3FFFF /* # of AHB clk cycles in 1ms */
1203 +
1204 +#define AR2315_LB_MISCCFG (AR2315_LOCAL + 0x000C)
1205 +#define AR2315_LBM_TXD_EN 0x00000001 /* Enable TXD for fragments */
1206 +#define AR2315_LBM_RX_INTEN 0x00000002 /* Enable LB ints on RX ready */
1207 +#define AR2315_LBM_MBOXWR_INTEN 0x00000004 /* Enable LB ints on mbox wr */
1208 +#define AR2315_LBM_MBOXRD_INTEN 0x00000008 /* Enable LB ints on mbox rd */
1209 +#define AR2315_LMB_DESCSWAP_EN 0x00000010 /* Byte swap desc enable */
1210 +#define AR2315_LBM_TIMEOUT_MASK 0x00FFFF80
1211 +#define AR2315_LBM_TIMEOUT_SHFT 7
1212 +#define AR2315_LBM_PORTMUX 0x07000000
1213 +
1214 +
1215 +#define AR2315_LB_RXTSOFF (AR2315_LOCAL + 0x0010)
1216 +
1217 +#define AR2315_LB_TX_CHAIN_EN (AR2315_LOCAL + 0x0100)
1218 +#define AR2315_LB_TXEN_0 0x01
1219 +#define AR2315_LB_TXEN_1 0x02
1220 +#define AR2315_LB_TXEN_2 0x04
1221 +#define AR2315_LB_TXEN_3 0x08
1222 +
1223 +#define AR2315_LB_TX_CHAIN_DIS (AR2315_LOCAL + 0x0104)
1224 +#define AR2315_LB_TX_DESC_PTR (AR2315_LOCAL + 0x0200)
1225 +
1226 +#define AR2315_LB_RX_CHAIN_EN (AR2315_LOCAL + 0x0400)
1227 +#define AR2315_LB_RXEN 0x01
1228 +
1229 +#define AR2315_LB_RX_CHAIN_DIS (AR2315_LOCAL + 0x0404)
1230 +#define AR2315_LB_RX_DESC_PTR (AR2315_LOCAL + 0x0408)
1231 +
1232 +#define AR2315_LB_INT_STATUS (AR2315_LOCAL + 0x0500)
1233 +#define AR2315_INT_TX_DESC 0x0001
1234 +#define AR2315_INT_TX_OK 0x0002
1235 +#define AR2315_INT_TX_ERR 0x0004
1236 +#define AR2315_INT_TX_EOF 0x0008
1237 +#define AR2315_INT_RX_DESC 0x0010
1238 +#define AR2315_INT_RX_OK 0x0020
1239 +#define AR2315_INT_RX_ERR 0x0040
1240 +#define AR2315_INT_RX_EOF 0x0080
1241 +#define AR2315_INT_TX_TRUNC 0x0100
1242 +#define AR2315_INT_TX_STARVE 0x0200
1243 +#define AR2315_INT_LB_TIMEOUT 0x0400
1244 +#define AR2315_INT_LB_ERR 0x0800
1245 +#define AR2315_INT_MBOX_WR 0x1000
1246 +#define AR2315_INT_MBOX_RD 0x2000
1247 +
1248 +/* Bit definitions for INT MASK are the same as INT_STATUS */
1249 +#define AR2315_LB_INT_MASK (AR2315_LOCAL + 0x0504)
1250 +
1251 +#define AR2315_LB_INT_EN (AR2315_LOCAL + 0x0508)
1252 +#define AR2315_LB_MBOX (AR2315_LOCAL + 0x0600)
1253 +
1254 +/*
1255 + * IR Interface Registers
1256 + */
1257 +#define AR2315_IR_PKTDATA (AR2315_IR + 0x0000)
1258 +
1259 +#define AR2315_IR_PKTLEN (AR2315_IR + 0x07fc) /* 0 - 63 */
1260 +
1261 +#define AR2315_IR_CONTROL (AR2315_IR + 0x0800)
1262 +#define AR2315_IRCTL_TX 0x00000000 /* use as tranmitter */
1263 +#define AR2315_IRCTL_RX 0x00000001 /* use as receiver */
1264 +#define AR2315_IRCTL_SAMPLECLK_MASK 0x00003ffe /* Sample clk divisor mask */
1265 +#define AR2315_IRCTL_SAMPLECLK_SHFT 1
1266 +#define AR2315_IRCTL_OUTPUTCLK_MASK 0x03ffc000 /* Output clk divisor mask */
1267 +#define AR2315_IRCTL_OUTPUTCLK_SHFT 14
1268 +
1269 +#define AR2315_IR_STATUS (AR2315_IR + 0x0804)
1270 +#define AR2315_IRSTS_RX 0x00000001 /* receive in progress */
1271 +#define AR2315_IRSTS_TX 0x00000002 /* transmit in progress */
1272 +
1273 +#define AR2315_IR_CONFIG (AR2315_IR + 0x0808)
1274 +#define AR2315_IRCFG_INVIN 0x00000001 /* invert input polarity */
1275 +#define AR2315_IRCFG_INVOUT 0x00000002 /* invert output polarity */
1276 +#define AR2315_IRCFG_SEQ_START_WIN_SEL 0x00000004 /* 1 => 28, 0 => 7 */
1277 +#define AR2315_IRCFG_SEQ_START_THRESH 0x000000f0 /* */
1278 +#define AR2315_IRCFG_SEQ_END_UNIT_SEL 0x00000100 /* */
1279 +#define AR2315_IRCFG_SEQ_END_UNIT_THRESH 0x00007e00 /* */
1280 +#define AR2315_IRCFG_SEQ_END_WIN_SEL 0x00008000 /* */
1281 +#define AR2315_IRCFG_SEQ_END_WIN_THRESH 0x001f0000 /* */
1282 +#define AR2315_IRCFG_NUM_BACKOFF_WORDS 0x01e00000 /* */
1283 +
1284 +#define HOST_PCI_DEV_ID 3
1285 +#define HOST_PCI_MBAR0 0x10000000
1286 +#define HOST_PCI_MBAR1 0x20000000
1287 +#define HOST_PCI_MBAR2 0x30000000
1288 +
1289 +#define HOST_PCI_SDRAM_BASEADDR HOST_PCI_MBAR1
1290 +#define PCI_DEVICE_MEM_SPACE 0x800000
1291 +
1292 +#endif /* __AR2315_REG_H */
1293 --- /dev/null
1294 +++ b/arch/mips/include/asm/mach-ar231x/ar5312_regs.h
1295 @@ -0,0 +1,233 @@
1296 +/*
1297 + * This file is subject to the terms and conditions of the GNU General Public
1298 + * License. See the file "COPYING" in the main directory of this archive
1299 + * for more details.
1300 + *
1301 + * Copyright (C) 2003 Atheros Communications, Inc., All Rights Reserved.
1302 + * Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
1303 + * Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org>
1304 + */
1305 +
1306 +#ifndef AR5312_H
1307 +#define AR5312_H
1308 +
1309 +#include <asm/addrspace.h>
1310 +
1311 +/*
1312 + * IRQs
1313 + */
1314 +
1315 +#define AR5312_IRQ_WLAN0_INTRS (MIPS_CPU_IRQ_BASE+2) /* C0_CAUSE: 0x0400 */
1316 +#define AR5312_IRQ_ENET0_INTRS (MIPS_CPU_IRQ_BASE+3) /* C0_CAUSE: 0x0800 */
1317 +#define AR5312_IRQ_ENET1_INTRS (MIPS_CPU_IRQ_BASE+4) /* C0_CAUSE: 0x1000 */
1318 +#define AR5312_IRQ_WLAN1_INTRS (MIPS_CPU_IRQ_BASE+5) /* C0_CAUSE: 0x2000 */
1319 +#define AR5312_IRQ_MISC_INTRS (MIPS_CPU_IRQ_BASE+6) /* C0_CAUSE: 0x4000 */
1320 +
1321 +
1322 +/* Address Map */
1323 +#define AR531X_WLAN0 0x18000000
1324 +#define AR531X_WLAN1 0x18500000
1325 +#define AR531X_ENET0 0x18100000
1326 +#define AR531X_ENET1 0x18200000
1327 +#define AR531X_SDRAMCTL 0x18300000
1328 +#define AR531X_FLASHCTL 0x18400000
1329 +#define AR531X_APBBASE 0x1c000000
1330 +#define AR531X_FLASH 0x1e000000
1331 +#define AR531X_UART0 0xbc000003 /* UART MMR */
1332 +
1333 +/*
1334 + * AR531X_NUM_ENET_MAC defines the number of ethernet MACs that
1335 + * should be considered available. The AR5312 supports 2 enet MACS,
1336 + * even though many reference boards only actually use 1 of them
1337 + * (i.e. Only MAC 0 is actually connected to an enet PHY or PHY switch.
1338 + * The AR2312 supports 1 enet MAC.
1339 + */
1340 +#define AR531X_NUM_ENET_MAC 2
1341 +
1342 +/*
1343 + * Need these defines to determine true number of ethernet MACs
1344 + */
1345 +#define AR5212_AR5312_REV2 0x0052 /* AR5312 WMAC (AP31) */
1346 +#define AR5212_AR5312_REV7 0x0057 /* AR5312 WMAC (AP30-040) */
1347 +#define AR5212_AR2313_REV8 0x0058 /* AR2313 WMAC (AP43-030) */
1348 +
1349 +/*
1350 + * AR531X_NUM_WMAC defines the number of Wireless MACs that\
1351 + * should be considered available.
1352 + */
1353 +#define AR531X_NUM_WMAC 2
1354 +
1355 +/* Reset/Timer Block Address Map */
1356 +#define AR531X_RESETTMR (AR531X_APBBASE + 0x3000)
1357 +#define AR531X_TIMER (AR531X_RESETTMR + 0x0000) /* countdown timer */
1358 +#define AR531X_WD_CTRL (AR531X_RESETTMR + 0x0008) /* watchdog cntrl */
1359 +#define AR531X_WD_TIMER (AR531X_RESETTMR + 0x000c) /* watchdog timer */
1360 +#define AR531X_ISR (AR531X_RESETTMR + 0x0010) /* Intr Status Reg */
1361 +#define AR531X_IMR (AR531X_RESETTMR + 0x0014) /* Intr Mask Reg */
1362 +#define AR531X_RESET (AR531X_RESETTMR + 0x0020)
1363 +#define AR5312_CLOCKCTL1 (AR531X_RESETTMR + 0x0064)
1364 +#define AR5312_SCRATCH (AR531X_RESETTMR + 0x006c)
1365 +#define AR531X_PROCADDR (AR531X_RESETTMR + 0x0070)
1366 +#define AR531X_PROC1 (AR531X_RESETTMR + 0x0074)
1367 +#define AR531X_DMAADDR (AR531X_RESETTMR + 0x0078)
1368 +#define AR531X_DMA1 (AR531X_RESETTMR + 0x007c)
1369 +#define AR531X_ENABLE (AR531X_RESETTMR + 0x0080) /* interface enb */
1370 +#define AR531X_REV (AR531X_RESETTMR + 0x0090) /* revision */
1371 +
1372 +/* AR531X_WD_CTRL register bit field definitions */
1373 +#define AR531X_WD_CTRL_IGNORE_EXPIRATION 0x0000
1374 +#define AR531X_WD_CTRL_NMI 0x0001
1375 +#define AR531X_WD_CTRL_RESET 0x0002
1376 +
1377 +/* AR531X_ISR register bit field definitions */
1378 +#define AR531X_ISR_NONE 0x0000
1379 +#define AR531X_ISR_TIMER 0x0001
1380 +#define AR531X_ISR_AHBPROC 0x0002
1381 +#define AR531X_ISR_AHBDMA 0x0004
1382 +#define AR531X_ISR_GPIO 0x0008
1383 +#define AR531X_ISR_UART0 0x0010
1384 +#define AR531X_ISR_UART0DMA 0x0020
1385 +#define AR531X_ISR_WD 0x0040
1386 +#define AR531X_ISR_LOCAL 0x0080
1387 +
1388 +/* AR531X_RESET register bit field definitions */
1389 +#define AR531X_RESET_SYSTEM 0x00000001 /* cold reset full system */
1390 +#define AR531X_RESET_PROC 0x00000002 /* cold reset MIPS core */
1391 +#define AR531X_RESET_WLAN0 0x00000004 /* cold reset WLAN MAC and BB */
1392 +#define AR531X_RESET_EPHY0 0x00000008 /* cold reset ENET0 phy */
1393 +#define AR531X_RESET_EPHY1 0x00000010 /* cold reset ENET1 phy */
1394 +#define AR531X_RESET_ENET0 0x00000020 /* cold reset ENET0 mac */
1395 +#define AR531X_RESET_ENET1 0x00000040 /* cold reset ENET1 mac */
1396 +#define AR531X_RESET_UART0 0x00000100 /* cold reset UART0 (high speed) */
1397 +#define AR531X_RESET_WLAN1 0x00000200 /* cold reset WLAN MAC/BB */
1398 +#define AR531X_RESET_APB 0x00000400 /* cold reset APB (ar5312) */
1399 +#define AR531X_RESET_WARM_PROC 0x00001000 /* warm reset MIPS core */
1400 +#define AR531X_RESET_WARM_WLAN0_MAC 0x00002000 /* warm reset WLAN0 MAC */
1401 +#define AR531X_RESET_WARM_WLAN0_BB 0x00004000 /* warm reset WLAN0 BaseBand */
1402 +#define AR531X_RESET_NMI 0x00010000 /* send an NMI to the processor */
1403 +#define AR531X_RESET_WARM_WLAN1_MAC 0x00020000 /* warm reset WLAN1 mac */
1404 +#define AR531X_RESET_WARM_WLAN1_BB 0x00040000 /* warm reset WLAN1 baseband */
1405 +#define AR531X_RESET_LOCAL_BUS 0x00080000 /* reset local bus */
1406 +#define AR531X_RESET_WDOG 0x00100000 /* last reset was a watchdog */
1407 +
1408 +#define AR531X_RESET_WMAC0_BITS \
1409 + (AR531X_RESET_WLAN0 |\
1410 + AR531X_RESET_WARM_WLAN0_MAC |\
1411 + AR531X_RESET_WARM_WLAN0_BB)
1412 +
1413 +#define AR531X_RESERT_WMAC1_BITS \
1414 + (AR531X_RESET_WLAN1 |\
1415 + AR531X_RESET_WARM_WLAN1_MAC |\
1416 + AR531X_RESET_WARM_WLAN1_BB)
1417 +
1418 +/* AR5312_CLOCKCTL1 register bit field definitions */
1419 +#define AR5312_CLOCKCTL1_PREDIVIDE_MASK 0x00000030
1420 +#define AR5312_CLOCKCTL1_PREDIVIDE_SHIFT 4
1421 +#define AR5312_CLOCKCTL1_MULTIPLIER_MASK 0x00001f00
1422 +#define AR5312_CLOCKCTL1_MULTIPLIER_SHIFT 8
1423 +#define AR5312_CLOCKCTL1_DOUBLER_MASK 0x00010000
1424 +
1425 +/* Valid for AR5312 and AR2312 */
1426 +#define AR5312_CLOCKCTL1_PREDIVIDE_MASK 0x00000030
1427 +#define AR5312_CLOCKCTL1_PREDIVIDE_SHIFT 4
1428 +#define AR5312_CLOCKCTL1_MULTIPLIER_MASK 0x00001f00
1429 +#define AR5312_CLOCKCTL1_MULTIPLIER_SHIFT 8
1430 +#define AR5312_CLOCKCTL1_DOUBLER_MASK 0x00010000
1431 +
1432 +/* Valid for AR2313 */
1433 +#define AR2313_CLOCKCTL1_PREDIVIDE_MASK 0x00003000
1434 +#define AR2313_CLOCKCTL1_PREDIVIDE_SHIFT 12
1435 +#define AR2313_CLOCKCTL1_MULTIPLIER_MASK 0x001f0000
1436 +#define AR2313_CLOCKCTL1_MULTIPLIER_SHIFT 16
1437 +#define AR2313_CLOCKCTL1_DOUBLER_MASK 0x00000000
1438 +
1439 +
1440 +/* AR531X_ENABLE register bit field definitions */
1441 +#define AR531X_ENABLE_WLAN0 0x0001
1442 +#define AR531X_ENABLE_ENET0 0x0002
1443 +#define AR531X_ENABLE_ENET1 0x0004
1444 +#define AR531X_ENABLE_UART_AND_WLAN1_PIO 0x0008 /* UART, and WLAN1 PIOs */
1445 +#define AR531X_ENABLE_WLAN1_DMA 0x0010 /* WLAN1 DMAs */
1446 +#define AR531X_ENABLE_WLAN1 \
1447 + (AR531X_ENABLE_UART_AND_WLAN1_PIO |\
1448 + AR531X_ENABLE_WLAN1_DMA)
1449 +
1450 +/* AR531X_REV register bit field definitions */
1451 +#define AR531X_REV_WMAC_MAJ 0xf000
1452 +#define AR531X_REV_WMAC_MAJ_S 12
1453 +#define AR531X_REV_WMAC_MIN 0x0f00
1454 +#define AR531X_REV_WMAC_MIN_S 8
1455 +#define AR531X_REV_MAJ 0x00f0
1456 +#define AR531X_REV_MAJ_S 4
1457 +#define AR531X_REV_MIN 0x000f
1458 +#define AR531X_REV_MIN_S 0
1459 +#define AR531X_REV_CHIP (AR531X_REV_MAJ|AR531X_REV_MIN)
1460 +
1461 +/* Major revision numbers, bits 7..4 of Revision ID register */
1462 +#define AR531X_REV_MAJ_AR5312 0x4
1463 +#define AR531X_REV_MAJ_AR2313 0x5
1464 +
1465 +/* Minor revision numbers, bits 3..0 of Revision ID register */
1466 +#define AR5312_REV_MIN_DUAL 0x0 /* Dual WLAN version */
1467 +#define AR5312_REV_MIN_SINGLE 0x1 /* Single WLAN version */
1468 +
1469 +/* AR531X_FLASHCTL register bit field definitions */
1470 +#define FLASHCTL_IDCY 0x0000000f /* Idle cycle turn around time */
1471 +#define FLASHCTL_IDCY_S 0
1472 +#define FLASHCTL_WST1 0x000003e0 /* Wait state 1 */
1473 +#define FLASHCTL_WST1_S 5
1474 +#define FLASHCTL_RBLE 0x00000400 /* Read byte lane enable */
1475 +#define FLASHCTL_WST2 0x0000f800 /* Wait state 2 */
1476 +#define FLASHCTL_WST2_S 11
1477 +#define FLASHCTL_AC 0x00070000 /* Flash address check (added) */
1478 +#define FLASHCTL_AC_S 16
1479 +#define FLASHCTL_AC_128K 0x00000000
1480 +#define FLASHCTL_AC_256K 0x00010000
1481 +#define FLASHCTL_AC_512K 0x00020000
1482 +#define FLASHCTL_AC_1M 0x00030000
1483 +#define FLASHCTL_AC_2M 0x00040000
1484 +#define FLASHCTL_AC_4M 0x00050000
1485 +#define FLASHCTL_AC_8M 0x00060000
1486 +#define FLASHCTL_AC_RES 0x00070000 /* 16MB is not supported */
1487 +#define FLASHCTL_E 0x00080000 /* Flash bank enable (added) */
1488 +#define FLASHCTL_BUSERR 0x01000000 /* Bus transfer error status flag */
1489 +#define FLASHCTL_WPERR 0x02000000 /* Write protect error status flag */
1490 +#define FLASHCTL_WP 0x04000000 /* Write protect */
1491 +#define FLASHCTL_BM 0x08000000 /* Burst mode */
1492 +#define FLASHCTL_MW 0x30000000 /* Memory width */
1493 +#define FLASHCTL_MWx8 0x00000000 /* Memory width x8 */
1494 +#define FLASHCTL_MWx16 0x10000000 /* Memory width x16 */
1495 +#define FLASHCTL_MWx32 0x20000000 /* Memory width x32 (not supported) */
1496 +#define FLASHCTL_ATNR 0x00000000 /* Access type == no retry */
1497 +#define FLASHCTL_ATR 0x80000000 /* Access type == retry every */
1498 +#define FLASHCTL_ATR4 0xc0000000 /* Access type == retry every 4 */
1499 +
1500 +/* ARM Flash Controller -- 3 flash banks with either x8 or x16 devices. */
1501 +#define AR531X_FLASHCTL0 (AR531X_FLASHCTL + 0x00)
1502 +#define AR531X_FLASHCTL1 (AR531X_FLASHCTL + 0x04)
1503 +#define AR531X_FLASHCTL2 (AR531X_FLASHCTL + 0x08)
1504 +
1505 +/* ARM SDRAM Controller -- just enough to determine memory size */
1506 +#define AR531X_MEM_CFG1 (AR531X_SDRAMCTL + 0x04)
1507 +#define MEM_CFG1_AC0 0x00000700 /* bank 0: SDRAM addr check (added) */
1508 +#define MEM_CFG1_AC0_S 8
1509 +#define MEM_CFG1_AC1 0x00007000 /* bank 1: SDRAM addr check (added) */
1510 +#define MEM_CFG1_AC1_S 12
1511 +
1512 +/* GPIO Address Map */
1513 +#define AR531X_GPIO (AR531X_APBBASE + 0x2000)
1514 +#define AR531X_GPIO_DO (AR531X_GPIO + 0x00) /* output register */
1515 +#define AR531X_GPIO_DI (AR531X_GPIO + 0x04) /* intput register */
1516 +#define AR531X_GPIO_CR (AR531X_GPIO + 0x08) /* control register */
1517 +
1518 +/* GPIO Control Register bit field definitions */
1519 +#define AR531X_GPIO_CR_M(x) (1 << (x)) /* mask for i/o */
1520 +#define AR531X_GPIO_CR_O(x) (0 << (x)) /* mask for output */
1521 +#define AR531X_GPIO_CR_I(x) (1 << (x)) /* mask for input */
1522 +#define AR531X_GPIO_CR_INT(x) (1 << ((x)+8)) /* mask for interrupt */
1523 +#define AR531X_GPIO_CR_UART(x) (1 << ((x)+16)) /* uart multiplex */
1524 +#define AR531X_NUM_GPIO 8
1525 +
1526 +
1527 +#endif
1528 +
1529 --- /dev/null
1530 +++ b/arch/mips/ar231x/ar5312.c
1531 @@ -0,0 +1,579 @@
1532 +/*
1533 + * This file is subject to the terms and conditions of the GNU General Public
1534 + * License. See the file "COPYING" in the main directory of this archive
1535 + * for more details.
1536 + *
1537 + * Copyright (C) 2003 Atheros Communications, Inc., All Rights Reserved.
1538 + * Copyright (C) 2006 FON Technology, SL.
1539 + * Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
1540 + * Copyright (C) 2006-2009 Felix Fietkau <nbd@openwrt.org>
1541 + * Copyright (C) 2012 Alexandros C. Couloumbis <alex@ozo.com>
1542 + */
1543 +
1544 +/*
1545 + * Platform devices for Atheros SoCs
1546 + */
1547 +
1548 +#include <generated/autoconf.h>
1549 +#include <linux/init.h>
1550 +#include <linux/module.h>
1551 +#include <linux/types.h>
1552 +#include <linux/string.h>
1553 +#include <linux/mtd/physmap.h>
1554 +#include <linux/platform_device.h>
1555 +#include <linux/kernel.h>
1556 +#include <linux/reboot.h>
1557 +#include <linux/leds.h>
1558 +#include <linux/gpio.h>
1559 +#include <asm/bootinfo.h>
1560 +#include <asm/reboot.h>
1561 +#include <asm/time.h>
1562 +#include <linux/irq.h>
1563 +#include <linux/io.h>
1564 +
1565 +#include <ar231x_platform.h>
1566 +#include <ar5312_regs.h>
1567 +#include <ar231x.h>
1568 +#include "devices.h"
1569 +#include "ar5312.h"
1570 +
1571 +static void
1572 +ar5312_misc_irq_dispatch(void)
1573 +{
1574 + unsigned int ar231x_misc_intrs = ar231x_read_reg(AR531X_ISR) & ar231x_read_reg(AR531X_IMR);
1575 +
1576 + if (ar231x_misc_intrs & AR531X_ISR_TIMER) {
1577 + do_IRQ(AR531X_MISC_IRQ_TIMER);
1578 + (void)ar231x_read_reg(AR531X_TIMER);
1579 + } else if (ar231x_misc_intrs & AR531X_ISR_AHBPROC)
1580 + do_IRQ(AR531X_MISC_IRQ_AHB_PROC);
1581 + else if ((ar231x_misc_intrs & AR531X_ISR_UART0))
1582 + do_IRQ(AR531X_MISC_IRQ_UART0);
1583 + else if (ar231x_misc_intrs & AR531X_ISR_WD)
1584 + do_IRQ(AR531X_MISC_IRQ_WATCHDOG);
1585 + else
1586 + do_IRQ(AR531X_MISC_IRQ_NONE);
1587 +}
1588 +
1589 +static asmlinkage void
1590 +ar5312_irq_dispatch(void)
1591 +{
1592 + int pending = read_c0_status() & read_c0_cause();
1593 +
1594 + if (pending & CAUSEF_IP2)
1595 + do_IRQ(AR5312_IRQ_WLAN0_INTRS);
1596 + else if (pending & CAUSEF_IP3)
1597 + do_IRQ(AR5312_IRQ_ENET0_INTRS);
1598 + else if (pending & CAUSEF_IP4)
1599 + do_IRQ(AR5312_IRQ_ENET1_INTRS);
1600 + else if (pending & CAUSEF_IP5)
1601 + do_IRQ(AR5312_IRQ_WLAN1_INTRS);
1602 + else if (pending & CAUSEF_IP6)
1603 + ar5312_misc_irq_dispatch();
1604 + else if (pending & CAUSEF_IP7)
1605 + do_IRQ(AR531X_IRQ_CPU_CLOCK);
1606 +}
1607 +
1608 +
1609 +/* Enable the specified AR531X_MISC_IRQ interrupt */
1610 +static void
1611 +ar5312_misc_intr_enable(struct irq_data *d)
1612 +{
1613 + unsigned int imr;
1614 +
1615 + imr = ar231x_read_reg(AR531X_IMR);
1616 + imr |= (1 << (d->irq - AR531X_MISC_IRQ_BASE - 1));
1617 + ar231x_write_reg(AR531X_IMR, imr);
1618 +}
1619 +
1620 +/* Disable the specified AR531X_MISC_IRQ interrupt */
1621 +static void
1622 +ar5312_misc_intr_disable(struct irq_data *d)
1623 +{
1624 + unsigned int imr;
1625 +
1626 + imr = ar231x_read_reg(AR531X_IMR);
1627 + imr &= ~(1 << (d->irq - AR531X_MISC_IRQ_BASE - 1));
1628 + ar231x_write_reg(AR531X_IMR, imr);
1629 + ar231x_read_reg(AR531X_IMR); /* flush write buffer */
1630 +}
1631 +
1632 +static struct irq_chip ar5312_misc_intr_controller = {
1633 + .irq_mask = ar5312_misc_intr_disable,
1634 + .irq_unmask = ar5312_misc_intr_enable,
1635 +};
1636 +
1637 +
1638 +static irqreturn_t ar5312_ahb_proc_handler(int cpl, void *dev_id)
1639 +{
1640 + u32 proc1 = ar231x_read_reg(AR531X_PROC1);
1641 + u32 proc_addr = ar231x_read_reg(AR531X_PROCADDR); /* clears error */
1642 + u32 dma1 = ar231x_read_reg(AR531X_DMA1);
1643 + u32 dma_addr = ar231x_read_reg(AR531X_DMAADDR); /* clears error */
1644 +
1645 + pr_emerg("AHB interrupt: PROCADDR=0x%8.8x PROC1=0x%8.8x "
1646 + "DMAADDR=0x%8.8x DMA1=0x%8.8x\n", proc_addr, proc1, dma_addr,
1647 + dma1);
1648 +
1649 + machine_restart("AHB error"); /* Catastrophic failure */
1650 + return IRQ_HANDLED;
1651 +}
1652 +
1653 +
1654 +static struct irqaction ar5312_ahb_proc_interrupt = {
1655 + .handler = ar5312_ahb_proc_handler,
1656 + .name = "ar5312_ahb_proc_interrupt",
1657 +};
1658 +
1659 +
1660 +static struct irqaction cascade = {
1661 + .handler = no_action,
1662 + .name = "cascade",
1663 +};
1664 +
1665 +void __init ar5312_irq_init(void)
1666 +{
1667 + int i;
1668 +
1669 + if (!is_5312())
1670 + return;
1671 +
1672 + ar231x_irq_dispatch = ar5312_irq_dispatch;
1673 + for (i = 0; i < AR531X_MISC_IRQ_COUNT; i++) {
1674 + int irq = AR531X_MISC_IRQ_BASE + i;
1675 + irq_set_chip_and_handler(irq, &ar5312_misc_intr_controller,
1676 + handle_level_irq);
1677 + }
1678 + setup_irq(AR531X_MISC_IRQ_AHB_PROC, &ar5312_ahb_proc_interrupt);
1679 + setup_irq(AR5312_IRQ_MISC_INTRS, &cascade);
1680 +}
1681 +
1682 +static u32
1683 +ar5312_gpio_set_output(u32 mask, u32 val)
1684 +{
1685 + u32 reg;
1686 +
1687 + reg = ar231x_read_reg(AR531X_GPIO_CR);
1688 + reg |= mask;
1689 + reg &= ~val;
1690 + ar231x_write_reg(AR531X_GPIO_CR, reg);
1691 + return reg;
1692 +}
1693 +
1694 +static u32
1695 +ar5312_gpio_get(u32 valid_mask)
1696 +{
1697 + u32 reg;
1698 + reg = ar231x_read_reg(AR531X_GPIO_DI);
1699 + reg &= valid_mask;
1700 + return reg;
1701 +}
1702 +
1703 +static u32
1704 +ar5312_gpio_set(u32 mask, u32 value)
1705 +{
1706 + u32 reg;
1707 + reg = ar231x_read_reg(AR531X_GPIO_DO);
1708 + reg &= ~mask;
1709 + reg |= value;
1710 + ar231x_write_reg(AR531X_GPIO_DO, reg);
1711 + return reg;
1712 +}
1713 +
1714 +/*
1715 + * gpiolib implementations. Original mask based methods preserved
1716 + */
1717 +static int
1718 +ar5312_gpio_get_value(struct gpio_chip *chip, unsigned gpio)
1719 +{
1720 + struct ar231x_gpio_chip *gpch =
1721 + container_of(chip, struct ar231x_gpio_chip, chip);
1722 + u32 mask = 1 << gpio;
1723 + u32 rett;
1724 + if (!(gpch->valid_mask & mask))
1725 + return 0;
1726 + rett = ar5312_gpio_get(gpch->valid_mask);
1727 + return !!(rett & mask);
1728 +}
1729 +
1730 +static void
1731 +ar5312_gpio_set_value(struct gpio_chip *chip, unsigned gpio, int value)
1732 +{
1733 + struct ar231x_gpio_chip *gpch =
1734 + container_of(chip, struct ar231x_gpio_chip, chip);
1735 + u32 mask = 1 << gpio;
1736 + if (!(gpch->valid_mask & mask))
1737 + return;
1738 + ar5312_gpio_set(mask, (!!value) * mask);
1739 +}
1740 +
1741 +static int
1742 +ar5312_gpio_direction_input(struct gpio_chip *chip, unsigned gpio)
1743 +{
1744 + struct ar231x_gpio_chip *gpch =
1745 + container_of(chip, struct ar231x_gpio_chip, chip);
1746 + u32 mask = 1 << gpio;
1747 + if (!(gpch->valid_mask & mask))
1748 + return -ENXIO;
1749 + ar5312_gpio_set_output(mask, 0);
1750 + return 0;
1751 +}
1752 +static int
1753 +ar5312_gpio_direction_output(struct gpio_chip *chip, unsigned gpio, int value)
1754 +{
1755 + struct ar231x_gpio_chip *gpch =
1756 + container_of(chip, struct ar231x_gpio_chip, chip);
1757 + u32 mask = 1 << gpio;
1758 + if (!(gpch->valid_mask & mask))
1759 + return -ENXIO;
1760 + ar5312_gpio_set_output(mask, mask);
1761 + ar5312_gpio_set(mask, (!!value) * mask);
1762 + return 0;
1763 +}
1764 +
1765 +static struct ar231x_gpio_chip ar5312_gpio_chip = {
1766 + .valid_mask = (1 << 22) - 1,
1767 + .chip = {
1768 + .label = "ar5312-gpio",
1769 + .direction_input = ar5312_gpio_direction_input,
1770 + .direction_output = ar5312_gpio_direction_output,
1771 + .set = ar5312_gpio_set_value,
1772 + .get = ar5312_gpio_get_value,
1773 + .base = 0,
1774 + .ngpio = AR531X_GPIO_IRQ_COUNT, /* 22 */
1775 + }
1776 +};
1777 +
1778 +/* end of gpiolib */
1779 +
1780 +static struct physmap_flash_data ar5312_flash_data = {
1781 + .width = 2,
1782 +};
1783 +
1784 +static struct resource ar5312_flash_resource = {
1785 + .start = AR531X_FLASH,
1786 + .end = AR531X_FLASH + 0x800000 - 1,
1787 + .flags = IORESOURCE_MEM,
1788 +};
1789 +
1790 +static struct ar231x_eth ar5312_eth0_data = {
1791 + .reset_base = AR531X_RESET,
1792 + .reset_mac = AR531X_RESET_ENET0,
1793 + .reset_phy = AR531X_RESET_EPHY0,
1794 + .phy_base = KSEG1ADDR(AR531X_ENET0),
1795 + .config = &ar231x_board,
1796 +};
1797 +
1798 +static struct ar231x_eth ar5312_eth1_data = {
1799 + .reset_base = AR531X_RESET,
1800 + .reset_mac = AR531X_RESET_ENET1,
1801 + .reset_phy = AR531X_RESET_EPHY1,
1802 + .phy_base = KSEG1ADDR(AR531X_ENET1),
1803 + .config = &ar231x_board,
1804 +};
1805 +
1806 +static struct platform_device ar5312_physmap_flash = {
1807 + .name = "physmap-flash",
1808 + .id = 0,
1809 + .dev.platform_data = &ar5312_flash_data,
1810 + .resource = &ar5312_flash_resource,
1811 + .num_resources = 1,
1812 +};
1813 +
1814 +#ifdef CONFIG_LEDS_GPIO
1815 +static struct gpio_led ar5312_leds[] = {
1816 + { .name = "wlan", .gpio = 0, .active_low = 1, },
1817 +};
1818 +
1819 +static const struct gpio_led_platform_data ar5312_led_data = {
1820 + .num_leds = ARRAY_SIZE(ar5312_leds),
1821 + .leds = (void *) ar5312_leds,
1822 +};
1823 +
1824 +static struct platform_device ar5312_gpio_leds = {
1825 + .name = "leds-gpio",
1826 + .id = -1,
1827 + .dev.platform_data = (void *) &ar5312_led_data,
1828 +};
1829 +#endif
1830 +
1831 +/*
1832 + * NB: This mapping size is larger than the actual flash size,
1833 + * but this shouldn't be a problem here, because the flash
1834 + * will simply be mapped multiple times.
1835 + */
1836 +static char __init *ar5312_flash_limit(void)
1837 +{
1838 + u32 ctl;
1839 + /*
1840 + * Configure flash bank 0.
1841 + * Assume 8M window size. Flash will be aliased if it's smaller
1842 + */
1843 + ctl = FLASHCTL_E |
1844 + FLASHCTL_AC_8M |
1845 + FLASHCTL_RBLE |
1846 + (0x01 << FLASHCTL_IDCY_S) |
1847 + (0x07 << FLASHCTL_WST1_S) |
1848 + (0x07 << FLASHCTL_WST2_S) |
1849 + (ar231x_read_reg(AR531X_FLASHCTL0) & FLASHCTL_MW);
1850 +
1851 + ar231x_write_reg(AR531X_FLASHCTL0, ctl);
1852 +
1853 + /* Disable other flash banks */
1854 + ar231x_write_reg(AR531X_FLASHCTL1,
1855 + ar231x_read_reg(AR531X_FLASHCTL1) & ~(FLASHCTL_E | FLASHCTL_AC));
1856 +
1857 + ar231x_write_reg(AR531X_FLASHCTL2,
1858 + ar231x_read_reg(AR531X_FLASHCTL2) & ~(FLASHCTL_E | FLASHCTL_AC));
1859 +
1860 + return (char *) KSEG1ADDR(AR531X_FLASH + 0x800000);
1861 +}
1862 +
1863 +int __init ar5312_init_devices(void)
1864 +{
1865 + struct ar231x_boarddata *config;
1866 + u32 fctl = 0;
1867 + u8 *c;
1868 +
1869 + if (!is_5312())
1870 + return 0;
1871 +
1872 + /* Locate board/radio config data */
1873 + ar231x_find_config(ar5312_flash_limit());
1874 + config = ar231x_board.config;
1875 +
1876 + /* AR2313 has CPU minor rev. 10 */
1877 + if ((current_cpu_data.processor_id & 0xff) == 0x0a)
1878 + ar231x_devtype = DEV_TYPE_AR2313;
1879 +
1880 + /* AR2312 shares the same Silicon ID as AR5312 */
1881 + else if (config->flags & BD_ISCASPER)
1882 + ar231x_devtype = DEV_TYPE_AR2312;
1883 +
1884 + /* Everything else is probably AR5312 or compatible */
1885 + else
1886 + ar231x_devtype = DEV_TYPE_AR5312;
1887 +
1888 + /* fixup flash width */
1889 + fctl = ar231x_read_reg(AR531X_FLASHCTL) & FLASHCTL_MW;
1890 + switch (fctl) {
1891 + case FLASHCTL_MWx16:
1892 + ar5312_flash_data.width = 2;
1893 + break;
1894 + case FLASHCTL_MWx8:
1895 + default:
1896 + ar5312_flash_data.width = 1;
1897 + break;
1898 + }
1899 +
1900 + platform_device_register(&ar5312_physmap_flash);
1901 +
1902 +#ifdef CONFIG_LEDS_GPIO
1903 + ar5312_leds[0].gpio = config->sys_led_gpio;
1904 + platform_device_register(&ar5312_gpio_leds);
1905 +#endif
1906 +
1907 + /* Fix up MAC addresses if necessary */
1908 + if (!memcmp(config->enet0_mac, "\xff\xff\xff\xff\xff\xff", 6))
1909 + memcpy(config->enet0_mac, config->enet1_mac, 6);
1910 +
1911 + /* If ENET0 and ENET1 have the same mac address,
1912 + * increment the one from ENET1 */
1913 + if (memcmp(config->enet0_mac, config->enet1_mac, 6) == 0) {
1914 + c = config->enet1_mac + 5;
1915 + while ((c >= config->enet1_mac) && !(++(*c)))
1916 + c--;
1917 + }
1918 +
1919 + switch(ar231x_devtype) {
1920 + case DEV_TYPE_AR5312:
1921 + ar5312_eth0_data.macaddr = config->enet0_mac;
1922 + ar231x_add_ethernet(0, KSEG1ADDR(AR531X_ENET0),
1923 + AR5312_IRQ_ENET0_INTRS, &ar5312_eth0_data);
1924 +
1925 + ar5312_eth1_data.macaddr = config->enet1_mac;
1926 + ar231x_add_ethernet(1, KSEG1ADDR(AR531X_ENET1),
1927 + AR5312_IRQ_ENET1_INTRS, &ar5312_eth1_data);
1928 +
1929 + if (!ar231x_board.radio)
1930 + return 0;
1931 +
1932 + if (!(config->flags & BD_WLAN0))
1933 + break;
1934 +
1935 + ar231x_add_wmac(0, AR531X_WLAN0, AR5312_IRQ_WLAN0_INTRS);
1936 + break;
1937 + /*
1938 + * AR2312/3 ethernet uses the PHY of ENET0, but the MAC
1939 + * of ENET1. Atheros calls it 'twisted' for a reason :)
1940 + */
1941 + case DEV_TYPE_AR2312:
1942 + case DEV_TYPE_AR2313:
1943 + ar5312_eth1_data.phy_base = ar5312_eth0_data.phy_base;
1944 + ar5312_eth1_data.reset_phy = ar5312_eth0_data.reset_phy;
1945 + ar5312_eth1_data.macaddr = config->enet0_mac;
1946 + ar231x_add_ethernet(0, KSEG1ADDR(AR531X_ENET1),
1947 + AR5312_IRQ_ENET1_INTRS, &ar5312_eth1_data);
1948 +
1949 + if (!ar231x_board.radio)
1950 + return 0;
1951 + break;
1952 + default:
1953 + break;
1954 + }
1955 +
1956 + if (config->flags & BD_WLAN1)
1957 + ar231x_add_wmac(1, AR531X_WLAN1, AR5312_IRQ_WLAN1_INTRS);
1958 +
1959 + return 0;
1960 +}
1961 +
1962 +
1963 +static void ar5312_restart(char *command)
1964 +{
1965 + /* reset the system */
1966 + local_irq_disable();
1967 + while (1)
1968 + ar231x_write_reg(AR531X_RESET, AR531X_RESET_SYSTEM);
1969 +}
1970 +
1971 +
1972 +/*
1973 + * This table is indexed by bits 5..4 of the CLOCKCTL1 register
1974 + * to determine the predevisor value.
1975 + */
1976 +static int clockctl1_predivide_table[4] __initdata = { 1, 2, 4, 5 };
1977 +
1978 +
1979 +static int __init
1980 +ar5312_cpu_frequency(void)
1981 +{
1982 + unsigned int scratch;
1983 + unsigned int predivide_mask, predivide_shift;
1984 + unsigned int multiplier_mask, multiplier_shift;
1985 + unsigned int clock_ctl1, predivide_select, predivisor, multiplier;
1986 + unsigned int doubler_mask;
1987 + u16 devid;
1988 +
1989 + /* Trust the bootrom's idea of cpu frequency. */
1990 + scratch = ar231x_read_reg(AR5312_SCRATCH);
1991 + if (scratch)
1992 + return scratch;
1993 +
1994 + devid = ar231x_read_reg(AR531X_REV);
1995 + devid &= AR531X_REV_MAJ;
1996 + devid >>= AR531X_REV_MAJ_S;
1997 + if (devid == AR531X_REV_MAJ_AR2313) {
1998 + predivide_mask = AR2313_CLOCKCTL1_PREDIVIDE_MASK;
1999 + predivide_shift = AR2313_CLOCKCTL1_PREDIVIDE_SHIFT;
2000 + multiplier_mask = AR2313_CLOCKCTL1_MULTIPLIER_MASK;
2001 + multiplier_shift = AR2313_CLOCKCTL1_MULTIPLIER_SHIFT;
2002 + doubler_mask = AR2313_CLOCKCTL1_DOUBLER_MASK;
2003 + } else { /* AR5312 and AR2312 */
2004 + predivide_mask = AR5312_CLOCKCTL1_PREDIVIDE_MASK;
2005 + predivide_shift = AR5312_CLOCKCTL1_PREDIVIDE_SHIFT;
2006 + multiplier_mask = AR5312_CLOCKCTL1_MULTIPLIER_MASK;
2007 + multiplier_shift = AR5312_CLOCKCTL1_MULTIPLIER_SHIFT;
2008 + doubler_mask = AR5312_CLOCKCTL1_DOUBLER_MASK;
2009 + }
2010 +
2011 + /*
2012 + * Clocking is derived from a fixed 40MHz input clock.
2013 + *
2014 + * cpu_freq = input_clock * MULT (where MULT is PLL multiplier)
2015 + * sys_freq = cpu_freq / 4 (used for APB clock, serial,
2016 + * flash, Timer, Watchdog Timer)
2017 + *
2018 + * cnt_freq = cpu_freq / 2 (use for CPU count/compare)
2019 + *
2020 + * So, for example, with a PLL multiplier of 5, we have
2021 + *
2022 + * cpu_freq = 200MHz
2023 + * sys_freq = 50MHz
2024 + * cnt_freq = 100MHz
2025 + *
2026 + * We compute the CPU frequency, based on PLL settings.
2027 + */
2028 +
2029 + clock_ctl1 = ar231x_read_reg(AR5312_CLOCKCTL1);
2030 + predivide_select = (clock_ctl1 & predivide_mask) >> predivide_shift;
2031 + predivisor = clockctl1_predivide_table[predivide_select];
2032 + multiplier = (clock_ctl1 & multiplier_mask) >> multiplier_shift;
2033 +
2034 + if (clock_ctl1 & doubler_mask)
2035 + multiplier = multiplier << 1;
2036 +
2037 + return (40000000 / predivisor) * multiplier;
2038 +}
2039 +
2040 +static inline int
2041 +ar5312_sys_frequency(void)
2042 +{
2043 + return ar5312_cpu_frequency() / 4;
2044 +}
2045 +
2046 +void __init
2047 +ar5312_time_init(void)
2048 +{
2049 + if (!is_5312())
2050 + return;
2051 +
2052 + mips_hpt_frequency = ar5312_cpu_frequency() / 2;
2053 +}
2054 +
2055 +int __init
2056 +ar5312_gpio_init(void)
2057 +{
2058 + int ret;
2059 + struct ar231x_gpio_chip *gpch;
2060 + gpch = &ar5312_gpio_chip;
2061 + ret = gpiochip_add(&gpch->chip);
2062 + if (ret) {
2063 + pr_err("%s: failed to add gpiochip\n", gpch->chip.label);
2064 + return ret;
2065 + }
2066 + pr_info("%s: registered %d GPIOs\n", gpch->chip.label,
2067 + gpch->chip.ngpio);
2068 + return ret;
2069 +}
2070 +
2071 +void __init
2072 +ar5312_prom_init(void)
2073 +{
2074 + u32 memsize, memcfg, bank0AC, bank1AC;
2075 + u32 devid;
2076 +
2077 + if (!is_5312())
2078 + return;
2079 +
2080 + /* Detect memory size */
2081 + memcfg = ar231x_read_reg(AR531X_MEM_CFG1);
2082 + bank0AC = (memcfg & MEM_CFG1_AC0) >> MEM_CFG1_AC0_S;
2083 + bank1AC = (memcfg & MEM_CFG1_AC1) >> MEM_CFG1_AC1_S;
2084 + memsize = (bank0AC ? (1 << (bank0AC+1)) : 0) +
2085 + (bank1AC ? (1 << (bank1AC+1)) : 0);
2086 + memsize <<= 20;
2087 + add_memory_region(0, memsize, BOOT_MEM_RAM);
2088 +
2089 + devid = ar231x_read_reg(AR531X_REV);
2090 + devid >>= AR531X_REV_WMAC_MIN_S;
2091 + devid &= AR531X_REV_CHIP;
2092 + ar231x_board.devid = (u16) devid;
2093 + ar5312_gpio_init();
2094 +}
2095 +
2096 +void __init
2097 +ar5312_plat_setup(void)
2098 +{
2099 + if (!is_5312())
2100 + return;
2101 +
2102 + /* Clear any lingering AHB errors */
2103 + ar231x_read_reg(AR531X_PROCADDR);
2104 + ar231x_read_reg(AR531X_DMAADDR);
2105 + ar231x_write_reg(AR531X_WD_CTRL, AR531X_WD_CTRL_IGNORE_EXPIRATION);
2106 +
2107 + _machine_restart = ar5312_restart;
2108 + ar231x_serial_setup(KSEG1ADDR(AR531X_UART0), ar5312_sys_frequency());
2109 +}
2110 +
2111 --- /dev/null
2112 +++ b/arch/mips/ar231x/ar2315.c
2113 @@ -0,0 +1,693 @@
2114 +/*
2115 + * This file is subject to the terms and conditions of the GNU General Public
2116 + * License. See the file "COPYING" in the main directory of this archive
2117 + * for more details.
2118 + *
2119 + * Copyright (C) 2003 Atheros Communications, Inc., All Rights Reserved.
2120 + * Copyright (C) 2006 FON Technology, SL.
2121 + * Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
2122 + * Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org>
2123 + * Copyright (C) 2012 Alexandros C. Couloumbis <alex@ozo.com>
2124 + */
2125 +
2126 +/*
2127 + * Platform devices for Atheros SoCs
2128 + */
2129 +
2130 +#include <generated/autoconf.h>
2131 +#include <linux/init.h>
2132 +#include <linux/module.h>
2133 +#include <linux/types.h>
2134 +#include <linux/string.h>
2135 +#include <linux/platform_device.h>
2136 +#include <linux/kernel.h>
2137 +#include <linux/reboot.h>
2138 +#include <linux/delay.h>
2139 +#include <linux/leds.h>
2140 +#include <linux/gpio.h>
2141 +#include <asm/bootinfo.h>
2142 +#include <asm/reboot.h>
2143 +#include <asm/time.h>
2144 +#include <linux/irq.h>
2145 +#include <linux/io.h>
2146 +
2147 +#include <ar231x_platform.h>
2148 +#include <ar2315_regs.h>
2149 +#include <ar231x.h>
2150 +#include "devices.h"
2151 +#include "ar2315.h"
2152 +
2153 +static u32 gpiointmask, gpiointval;
2154 +
2155 +static inline void ar2315_gpio_irq(void)
2156 +{
2157 + u32 pend;
2158 + int bit = -1;
2159 +
2160 + /* only do one gpio interrupt at a time */
2161 + pend = (ar231x_read_reg(AR2315_GPIO_DI) ^ gpiointval) & gpiointmask;
2162 +
2163 + if (pend) {
2164 + bit = fls(pend) - 1;
2165 + pend &= ~(1 << bit);
2166 + gpiointval ^= (1 << bit);
2167 + }
2168 +
2169 + if (!pend)
2170 + ar231x_write_reg(AR2315_ISR, AR2315_ISR_GPIO);
2171 +
2172 + /* Enable interrupt with edge detection */
2173 + if ((ar231x_read_reg(AR2315_GPIO_CR) & AR2315_GPIO_CR_M(bit)) != AR2315_GPIO_CR_I(bit))
2174 + return;
2175 +
2176 + if (bit >= 0)
2177 + do_IRQ(AR531X_GPIO_IRQ_BASE + bit);
2178 +}
2179 +
2180 +
2181 +/*
2182 + * Called when an interrupt is received, this function
2183 + * determines exactly which interrupt it was, and it
2184 + * invokes the appropriate handler.
2185 + *
2186 + * Implicitly, we also define interrupt priority by
2187 + * choosing which to dispatch first.
2188 + */
2189 +static asmlinkage void
2190 +ar2315_irq_dispatch(void)
2191 +{
2192 + int pending = read_c0_status() & read_c0_cause();
2193 +
2194 + if (pending & CAUSEF_IP3)
2195 + do_IRQ(AR2315_IRQ_WLAN0_INTRS);
2196 + else if (pending & CAUSEF_IP4)
2197 + do_IRQ(AR2315_IRQ_ENET0_INTRS);
2198 + else if (pending & CAUSEF_IP2) {
2199 + unsigned int misc_intr = ar231x_read_reg(AR2315_ISR) & ar231x_read_reg(AR2315_IMR);
2200 +
2201 + if (misc_intr & AR2315_ISR_SPI)
2202 + do_IRQ(AR531X_MISC_IRQ_SPI);
2203 + else if (misc_intr & AR2315_ISR_TIMER)
2204 + do_IRQ(AR531X_MISC_IRQ_TIMER);
2205 + else if (misc_intr & AR2315_ISR_AHB)
2206 + do_IRQ(AR531X_MISC_IRQ_AHB_PROC);
2207 + else if (misc_intr & AR2315_ISR_GPIO)
2208 + ar2315_gpio_irq();
2209 + else if (misc_intr & AR2315_ISR_UART0)
2210 + do_IRQ(AR531X_MISC_IRQ_UART0);
2211 + else if (misc_intr & AR2315_ISR_WD)
2212 + do_IRQ(AR531X_MISC_IRQ_WATCHDOG);
2213 + else
2214 + do_IRQ(AR531X_MISC_IRQ_NONE);
2215 + } else if (pending & CAUSEF_IP7)
2216 + do_IRQ(AR531X_IRQ_CPU_CLOCK);
2217 +}
2218 +
2219 +static void ar2315_set_gpiointmask(int gpio, int level)
2220 +{
2221 + u32 reg;
2222 +
2223 + reg = ar231x_read_reg(AR2315_GPIO_INT);
2224 + reg &= ~(AR2315_GPIO_INT_M | AR2315_GPIO_INT_LVL_M);
2225 + reg |= gpio | AR2315_GPIO_INT_LVL(level);
2226 + ar231x_write_reg(AR2315_GPIO_INT, reg);
2227 +}
2228 +
2229 +static void ar2315_gpio_intr_enable(struct irq_data *d)
2230 +{
2231 + unsigned int gpio = d->irq - AR531X_GPIO_IRQ_BASE;
2232 +
2233 + /* Enable interrupt with edge detection */
2234 + if ((ar231x_read_reg(AR2315_GPIO_CR) & AR2315_GPIO_CR_M(gpio)) != AR2315_GPIO_CR_I(gpio))
2235 + return;
2236 +
2237 + gpiointmask |= (1 << gpio);
2238 + ar2315_set_gpiointmask(gpio, 3);
2239 +}
2240 +
2241 +static void ar2315_gpio_intr_disable(struct irq_data *d)
2242 +{
2243 + unsigned int gpio = d->irq - AR531X_GPIO_IRQ_BASE;
2244 +
2245 + /* Disable interrupt */
2246 + gpiointmask &= ~(1 << gpio);
2247 + ar2315_set_gpiointmask(gpio, 0);
2248 +}
2249 +
2250 +static struct irq_chip ar2315_gpio_intr_controller = {
2251 + .irq_mask = ar2315_gpio_intr_disable,
2252 + .irq_unmask = ar2315_gpio_intr_enable,
2253 +};
2254 +
2255 +static void
2256 +ar2315_misc_intr_enable(struct irq_data *d)
2257 +{
2258 + unsigned int imr;
2259 +
2260 + imr = ar231x_read_reg(AR2315_IMR);
2261 + switch(d->irq) {
2262 + case AR531X_MISC_IRQ_SPI:
2263 + imr |= AR2315_ISR_SPI;
2264 + break;
2265 + case AR531X_MISC_IRQ_TIMER:
2266 + imr |= AR2315_ISR_TIMER;
2267 + break;
2268 + case AR531X_MISC_IRQ_AHB_PROC:
2269 + imr |= AR2315_ISR_AHB;
2270 + break;
2271 + case AR531X_MISC_IRQ_GPIO:
2272 + imr |= AR2315_ISR_GPIO;
2273 + break;
2274 + case AR531X_MISC_IRQ_UART0:
2275 + imr |= AR2315_ISR_UART0;
2276 + break;
2277 + case AR531X_MISC_IRQ_WATCHDOG:
2278 + imr |= AR2315_ISR_WD;
2279 + break;
2280 + default:
2281 + break;
2282 + }
2283 + ar231x_write_reg(AR2315_IMR, imr);
2284 +}
2285 +
2286 +static void
2287 +ar2315_misc_intr_disable(struct irq_data *d)
2288 +{
2289 + unsigned int imr;
2290 +
2291 + imr = ar231x_read_reg(AR2315_IMR);
2292 + switch(d->irq) {
2293 + case AR531X_MISC_IRQ_SPI:
2294 + imr &= ~AR2315_ISR_SPI;
2295 + break;
2296 + case AR531X_MISC_IRQ_TIMER:
2297 + imr &= ~AR2315_ISR_TIMER;
2298 + break;
2299 + case AR531X_MISC_IRQ_AHB_PROC:
2300 + imr &= ~AR2315_ISR_AHB;
2301 + break;
2302 + case AR531X_MISC_IRQ_GPIO:
2303 + imr &= ~AR2315_ISR_GPIO;
2304 + break;
2305 + case AR531X_MISC_IRQ_UART0:
2306 + imr &= ~AR2315_ISR_UART0;
2307 + break;
2308 + case AR531X_MISC_IRQ_WATCHDOG:
2309 + imr &= ~AR2315_ISR_WD;
2310 + break;
2311 + default:
2312 + break;
2313 + }
2314 + ar231x_write_reg(AR2315_IMR, imr);
2315 +}
2316 +
2317 +static struct irq_chip ar2315_misc_intr_controller = {
2318 + .irq_mask = ar2315_misc_intr_disable,
2319 + .irq_unmask = ar2315_misc_intr_enable,
2320 +};
2321 +
2322 +static irqreturn_t ar2315_ahb_proc_handler(int cpl, void *dev_id)
2323 +{
2324 + ar231x_write_reg(AR2315_AHB_ERR0, AHB_ERROR_DET);
2325 + ar231x_read_reg(AR2315_AHB_ERR1);
2326 +
2327 + pr_emerg("AHB fatal error\n");
2328 + machine_restart("AHB error"); /* Catastrophic failure */
2329 +
2330 + return IRQ_HANDLED;
2331 +}
2332 +
2333 +static struct irqaction ar2315_ahb_proc_interrupt = {
2334 + .handler = ar2315_ahb_proc_handler,
2335 + .name = "ar2315_ahb_proc_interrupt",
2336 +};
2337 +
2338 +static struct irqaction cascade = {
2339 + .handler = no_action,
2340 + .name = "cascade",
2341 +};
2342 +
2343 +void
2344 +ar2315_irq_init(void)
2345 +{
2346 + int i;
2347 +
2348 + if (!is_2315())
2349 + return;
2350 +
2351 + ar231x_irq_dispatch = ar2315_irq_dispatch;
2352 + gpiointval = ar231x_read_reg(AR2315_GPIO_DI);
2353 + for (i = 0; i < AR531X_MISC_IRQ_COUNT; i++) {
2354 + int irq = AR531X_MISC_IRQ_BASE + i;
2355 + irq_set_chip_and_handler(irq, &ar2315_misc_intr_controller,
2356 + handle_level_irq);
2357 + }
2358 + for (i = 0; i < AR531X_GPIO_IRQ_COUNT; i++) {
2359 + int irq = AR531X_GPIO_IRQ_BASE + i;
2360 + irq_set_chip_and_handler(irq, &ar2315_gpio_intr_controller,
2361 + handle_level_irq);
2362 + }
2363 + setup_irq(AR531X_MISC_IRQ_GPIO, &cascade);
2364 + setup_irq(AR531X_MISC_IRQ_AHB_PROC, &ar2315_ahb_proc_interrupt);
2365 + setup_irq(AR2315_IRQ_MISC_INTRS, &cascade);
2366 +}
2367 +
2368 +static u32
2369 +ar2315_gpio_set_output(u32 mask, u32 val)
2370 +{
2371 + u32 reg;
2372 +
2373 + reg = ar231x_read_reg(AR2315_GPIO_CR);
2374 + reg &= ~mask;
2375 + reg |= val;
2376 + ar231x_write_reg(AR2315_GPIO_CR, reg);
2377 + return reg;
2378 +}
2379 +
2380 +static u32
2381 +ar2315_gpio_get(u32 valid_mask)
2382 +{
2383 + u32 reg;
2384 + reg = ar231x_read_reg(AR2315_GPIO_DI);
2385 + reg &= valid_mask;
2386 + return reg;
2387 +}
2388 +
2389 +static u32
2390 +ar2315_gpio_set(u32 mask, u32 value)
2391 +{
2392 + u32 reg;
2393 + reg = ar231x_read_reg(AR2315_GPIO_DO);
2394 + reg &= ~mask;
2395 + reg |= value;
2396 + ar231x_write_reg(AR2315_GPIO_DO, reg);
2397 + return reg;
2398 +}
2399 +
2400 +/*
2401 + * gpiolib implementation. Original legacy mask based methods
2402 + * preserved for now.
2403 + */
2404 +static int
2405 +ar2315_gpio_get_value(struct gpio_chip *chip, unsigned gpio)
2406 +{
2407 + struct ar231x_gpio_chip *gpch =
2408 + container_of(chip, struct ar231x_gpio_chip, chip);
2409 + u32 mask = 1 << gpio;
2410 + u32 rett;
2411 + if (!(gpch->valid_mask & mask))
2412 + return 0;
2413 + rett = ar2315_gpio_get(gpch->valid_mask); /* legacy code */
2414 + return !!(rett & mask);
2415 +}
2416 +
2417 +static void
2418 +ar2315_gpio_set_value(struct gpio_chip *chip, unsigned gpio, int value)
2419 +{
2420 + struct ar231x_gpio_chip *gpch =
2421 + container_of(chip, struct ar231x_gpio_chip, chip);
2422 + u32 mask = 1 << gpio;
2423 + if (!(gpch->valid_mask & mask))
2424 + return;
2425 + ar2315_gpio_set(mask, (!!value) * mask); /* legacy */
2426 +}
2427 +
2428 +static int
2429 +ar2315_gpio_direction_input(struct gpio_chip *chip, unsigned gpio)
2430 +{
2431 + struct ar231x_gpio_chip *gpch =
2432 + container_of(chip, struct ar231x_gpio_chip, chip);
2433 + u32 mask = 1 << gpio;
2434 + if (!(gpch->valid_mask & mask))
2435 + return -ENXIO;
2436 + ar2315_gpio_set_output(mask, 0); /* legacy */
2437 + return 0;
2438 +}
2439 +
2440 +static int
2441 +ar2315_gpio_direction_output(struct gpio_chip *chip, unsigned gpio, int value)
2442 +{
2443 + struct ar231x_gpio_chip *gpch =
2444 + container_of(chip, struct ar231x_gpio_chip, chip);
2445 + u32 mask = 1 << gpio;
2446 + if (!(gpch->valid_mask & mask))
2447 + return -ENXIO;
2448 + ar2315_gpio_set_output(mask, mask); /* both legacy */
2449 + ar2315_gpio_set(mask, (!!value) * mask);
2450 + return 0;
2451 +}
2452 +
2453 +static struct ar231x_gpio_chip ar2315_gpio_chip = {
2454 + .valid_mask = (1 << 22) - 1,
2455 + .chip = {
2456 + .label = "ar2315-gpio",
2457 + .direction_input = ar2315_gpio_direction_input,
2458 + .direction_output = ar2315_gpio_direction_output,
2459 + .set = ar2315_gpio_set_value,
2460 + .get = ar2315_gpio_get_value,
2461 + .base = 0,
2462 + .ngpio = AR531X_GPIO_IRQ_COUNT, /* 22 */
2463 + }
2464 +};
2465 +
2466 +/* end of gpiolib */
2467 +
2468 +
2469 +static struct ar231x_eth ar2315_eth_data = {
2470 + .reset_base = AR2315_RESET,
2471 + .reset_mac = AR2315_RESET_ENET0,
2472 + .reset_phy = AR2315_RESET_EPHY0,
2473 + .phy_base = KSEG1ADDR(AR2315_ENET0),
2474 + .config = &ar231x_board,
2475 +};
2476 +
2477 +static struct resource ar2315_spiflash_res[] = {
2478 + {
2479 + .name = "flash_base",
2480 + .flags = IORESOURCE_MEM,
2481 + .start = KSEG1ADDR(AR2315_SPI_READ),
2482 + .end = KSEG1ADDR(AR2315_SPI_READ) + 0x1000000 - 1,
2483 + },
2484 + {
2485 + .name = "flash_regs",
2486 + .flags = IORESOURCE_MEM,
2487 + .start = 0x11300000,
2488 + .end = 0x11300012,
2489 + },
2490 +};
2491 +
2492 +static struct platform_device ar2315_spiflash = {
2493 + .id = 0,
2494 + .name = "spiflash",
2495 + .resource = ar2315_spiflash_res,
2496 + .num_resources = ARRAY_SIZE(ar2315_spiflash_res)
2497 +};
2498 +
2499 +static struct platform_device ar2315_wdt = {
2500 + .id = 0,
2501 + .name = "ar2315_wdt",
2502 +};
2503 +
2504 +#define SPI_FLASH_CTL 0x00
2505 +#define SPI_FLASH_OPCODE 0x04
2506 +#define SPI_FLASH_DATA 0x08
2507 +
2508 +static inline u32
2509 +spiflash_read_reg(int reg)
2510 +{
2511 + return ar231x_read_reg(AR2315_SPI + reg);
2512 +}
2513 +
2514 +static inline void
2515 +spiflash_write_reg(int reg, u32 data)
2516 +{
2517 + ar231x_write_reg(AR2315_SPI + reg, data);
2518 +}
2519 +
2520 +static u32
2521 +spiflash_wait_status(void)
2522 +{
2523 + u32 reg;
2524 +
2525 + do {
2526 + reg = spiflash_read_reg(SPI_FLASH_CTL);
2527 + } while (reg & SPI_CTL_BUSY);
2528 +
2529 + return reg;
2530 +}
2531 +
2532 +static u8
2533 +spiflash_probe(void)
2534 +{
2535 + u32 reg;
2536 +
2537 + reg = spiflash_wait_status();
2538 + reg &= ~SPI_CTL_TX_RX_CNT_MASK;
2539 + reg |= (1 << 4) | 4 | SPI_CTL_START;
2540 +
2541 + spiflash_write_reg(SPI_FLASH_OPCODE, 0xab);
2542 + spiflash_write_reg(SPI_FLASH_CTL, reg);
2543 +
2544 + reg = spiflash_wait_status();
2545 + reg = spiflash_read_reg(SPI_FLASH_DATA);
2546 + reg &= 0xff;
2547 +
2548 + return (u8) reg;
2549 +}
2550 +
2551 +
2552 +#define STM_8MBIT_SIGNATURE 0x13
2553 +#define STM_16MBIT_SIGNATURE 0x14
2554 +#define STM_32MBIT_SIGNATURE 0x15
2555 +#define STM_64MBIT_SIGNATURE 0x16
2556 +#define STM_128MBIT_SIGNATURE 0x17
2557 +
2558 +static u8 __init *
2559 +ar2315_flash_limit(void)
2560 +{
2561 + u32 flash_size = 0;
2562 +
2563 + /* probe the flash chip size */
2564 + switch (spiflash_probe()) {
2565 + case STM_8MBIT_SIGNATURE:
2566 + flash_size = 0x00100000;
2567 + break;
2568 + case STM_16MBIT_SIGNATURE:
2569 + flash_size = 0x00200000;
2570 + break;
2571 + case STM_32MBIT_SIGNATURE:
2572 + flash_size = 0x00400000;
2573 + break;
2574 + case STM_64MBIT_SIGNATURE:
2575 + flash_size = 0x00800000;
2576 + break;
2577 + case STM_128MBIT_SIGNATURE:
2578 + flash_size = 0x01000000;
2579 + break;
2580 + }
2581 +
2582 + ar2315_spiflash_res[0].end = ar2315_spiflash_res[0].start +
2583 + flash_size - 1;
2584 + return (u8 *) ar2315_spiflash_res[0].end + 1;
2585 +}
2586 +
2587 +#ifdef CONFIG_LEDS_GPIO
2588 +static struct gpio_led ar2315_leds[6];
2589 +static struct gpio_led_platform_data ar2315_led_data = {
2590 + .leds = (void *) ar2315_leds,
2591 +};
2592 +
2593 +static struct platform_device ar2315_gpio_leds = {
2594 + .name = "leds-gpio",
2595 + .id = -1,
2596 + .dev = {
2597 + .platform_data = (void *) &ar2315_led_data,
2598 + }
2599 +};
2600 +
2601 +static void __init
2602 +ar2315_init_gpio_leds(void)
2603 +{
2604 + static char led_names[6][6];
2605 + int i, led = 0;
2606 +
2607 + ar2315_led_data.num_leds = 0;
2608 + for (i = 1; i < 8; i++) {
2609 + if((i == AR2315_RESET_GPIO) ||
2610 + (i == ar231x_board.config->reset_config_gpio))
2611 + continue;
2612 +
2613 + if (i == ar231x_board.config->sys_led_gpio)
2614 + strcpy(led_names[led], "wlan");
2615 + else
2616 + sprintf(led_names[led], "gpio%d", i);
2617 +
2618 + ar2315_leds[led].name = led_names[led];
2619 + ar2315_leds[led].gpio = i;
2620 + ar2315_leds[led].active_low = 0;
2621 + led++;
2622 + }
2623 + ar2315_led_data.num_leds = led;
2624 + platform_device_register(&ar2315_gpio_leds);
2625 +}
2626 +#else
2627 +static inline void ar2315_init_gpio_leds(void)
2628 +{
2629 +}
2630 +#endif
2631 +
2632 +int __init
2633 +ar2315_init_devices(void)
2634 +{
2635 + if (!is_2315())
2636 + return 0;
2637 +
2638 + /* Find board configuration */
2639 + ar231x_find_config(ar2315_flash_limit());
2640 + ar2315_eth_data.macaddr = ar231x_board.config->enet0_mac;
2641 +
2642 + ar2315_init_gpio_leds();
2643 + platform_device_register(&ar2315_wdt);
2644 + platform_device_register(&ar2315_spiflash);
2645 + ar231x_add_ethernet(0, KSEG1ADDR(AR2315_ENET0), AR2315_IRQ_ENET0_INTRS,
2646 + &ar2315_eth_data);
2647 + ar231x_add_wmac(0, AR2315_WLAN0, AR2315_IRQ_WLAN0_INTRS);
2648 +
2649 + return 0;
2650 +}
2651 +
2652 +static void
2653 +ar2315_restart(char *command)
2654 +{
2655 + void (*mips_reset_vec)(void) = (void *) 0xbfc00000;
2656 +
2657 + local_irq_disable();
2658 +
2659 + /* try reset the system via reset control */
2660 + ar231x_write_reg(AR2315_COLD_RESET,AR2317_RESET_SYSTEM);
2661 +
2662 + /* Cold reset does not work on the AR2315/6, use the GPIO reset bits a workaround.
2663 + * give it some time to attempt a gpio based hardware reset
2664 + * (atheros reference design workaround) */
2665 + gpio_request_one(AR2315_RESET_GPIO, GPIOF_OUT_INIT_LOW, "Reset");
2666 + mdelay(100);
2667 +
2668 + /* Some boards (e.g. Senao EOC-2610) don't implement the reset logic
2669 + * workaround. Attempt to jump to the mips reset location -
2670 + * the boot loader itself might be able to recover the system */
2671 + mips_reset_vec();
2672 +}
2673 +
2674 +
2675 +/*
2676 + * This table is indexed by bits 5..4 of the CLOCKCTL1 register
2677 + * to determine the predevisor value.
2678 + */
2679 +static int clockctl1_predivide_table[4] __initdata = { 1, 2, 4, 5 };
2680 +static int pllc_divide_table[5] __initdata = { 2, 3, 4, 6, 3 };
2681 +
2682 +static unsigned int __init
2683 +ar2315_sys_clk(unsigned int clock_ctl)
2684 +{
2685 + unsigned int pllc_ctrl, cpu_div;
2686 + unsigned int pllc_out, refdiv, fdiv, divby2;
2687 + unsigned int clk_div;
2688 +
2689 + pllc_ctrl = ar231x_read_reg(AR2315_PLLC_CTL);
2690 + refdiv = (pllc_ctrl & PLLC_REF_DIV_M) >> PLLC_REF_DIV_S;
2691 + refdiv = clockctl1_predivide_table[refdiv];
2692 + fdiv = (pllc_ctrl & PLLC_FDBACK_DIV_M) >> PLLC_FDBACK_DIV_S;
2693 + divby2 = (pllc_ctrl & PLLC_ADD_FDBACK_DIV_M) >> PLLC_ADD_FDBACK_DIV_S;
2694 + divby2 += 1;
2695 + pllc_out = (40000000/refdiv)*(2*divby2)*fdiv;
2696 +
2697 + /* clkm input selected */
2698 + switch (clock_ctl & CPUCLK_CLK_SEL_M) {
2699 + case 0:
2700 + case 1:
2701 + clk_div = pllc_divide_table[(pllc_ctrl & PLLC_CLKM_DIV_M) >>
2702 + PLLC_CLKM_DIV_S];
2703 + break;
2704 + case 2:
2705 + clk_div = pllc_divide_table[(pllc_ctrl & PLLC_CLKC_DIV_M) >>
2706 + PLLC_CLKC_DIV_S];
2707 + break;
2708 + default:
2709 + pllc_out = 40000000;
2710 + clk_div = 1;
2711 + break;
2712 + }
2713 +
2714 + cpu_div = (clock_ctl & CPUCLK_CLK_DIV_M) >> CPUCLK_CLK_DIV_S;
2715 + cpu_div = cpu_div * 2 ?: 1;
2716 +
2717 + return pllc_out / (clk_div * cpu_div);
2718 +}
2719 +
2720 +static inline unsigned int
2721 +ar2315_cpu_frequency(void)
2722 +{
2723 + return ar2315_sys_clk(ar231x_read_reg(AR2315_CPUCLK));
2724 +}
2725 +
2726 +static inline unsigned int
2727 +ar2315_apb_frequency(void)
2728 +{
2729 + return ar2315_sys_clk(ar231x_read_reg(AR2315_AMBACLK));
2730 +}
2731 +
2732 +void __init
2733 +ar2315_time_init(void)
2734 +{
2735 + if (!is_2315())
2736 + return;
2737 +
2738 + mips_hpt_frequency = ar2315_cpu_frequency() / 2;
2739 +}
2740 +
2741 +int __init
2742 +ar2315_gpio_init(void)
2743 +{
2744 + int ret;
2745 + struct ar231x_gpio_chip *gpch;
2746 + gpch = &ar2315_gpio_chip;
2747 + ret = gpiochip_add(&gpch->chip);
2748 + if (ret) {
2749 + pr_err("%s: failed to add gpiochip\n", gpch->chip.label);
2750 + return ret;
2751 + }
2752 + pr_info("%s: registered %d GPIOs\n", gpch->chip.label,
2753 + gpch->chip.ngpio);
2754 + return ret;
2755 +}
2756 +
2757 +
2758 +
2759 +void __init
2760 +ar2315_prom_init(void)
2761 +{
2762 + u32 memsize, memcfg, devid;
2763 +
2764 + if (!is_2315())
2765 + return;
2766 +
2767 + memcfg = ar231x_read_reg(AR2315_MEM_CFG);
2768 + memsize = 1 + ((memcfg & SDRAM_DATA_WIDTH_M) >> SDRAM_DATA_WIDTH_S);
2769 + memsize <<= 1 + ((memcfg & SDRAM_COL_WIDTH_M) >> SDRAM_COL_WIDTH_S);
2770 + memsize <<= 1 + ((memcfg & SDRAM_ROW_WIDTH_M) >> SDRAM_ROW_WIDTH_S);
2771 + memsize <<= 3;
2772 + add_memory_region(0, memsize, BOOT_MEM_RAM);
2773 +
2774 + /* Detect the hardware based on the device ID */
2775 + devid = ar231x_read_reg(AR2315_SREV) & AR2315_REV_CHIP;
2776 + switch (devid) {
2777 + case 0x90:
2778 + case 0x91:
2779 + ar231x_devtype = DEV_TYPE_AR2317;
2780 + break;
2781 + default:
2782 + ar231x_devtype = DEV_TYPE_AR2315;
2783 + break;
2784 + }
2785 + ar2315_gpio_init();
2786 + ar231x_board.devid = devid;
2787 +}
2788 +
2789 +void __init
2790 +ar2315_plat_setup(void)
2791 +{
2792 + u32 config;
2793 +
2794 + if (!is_2315())
2795 + return;
2796 +
2797 + /* Clear any lingering AHB errors */
2798 + config = read_c0_config();
2799 + write_c0_config(config & ~0x3);
2800 + ar231x_write_reg(AR2315_AHB_ERR0,AHB_ERROR_DET);
2801 + ar231x_read_reg(AR2315_AHB_ERR1);
2802 + ar231x_write_reg(AR2315_WDC, AR2315_WDC_IGNORE_EXPIRATION);
2803 +
2804 + _machine_restart = ar2315_restart;
2805 + ar231x_serial_setup(KSEG1ADDR(AR2315_UART0), ar2315_apb_frequency());
2806 +}
2807 --- /dev/null
2808 +++ b/arch/mips/ar231x/ar2315.h
2809 @@ -0,0 +1,37 @@
2810 +#ifndef __AR2315_H
2811 +#define __AR2315_H
2812 +
2813 +#ifdef CONFIG_ATHEROS_AR2315
2814 +
2815 +extern void ar2315_irq_init(void);
2816 +extern int ar2315_init_devices(void);
2817 +extern void ar2315_prom_init(void);
2818 +extern void ar2315_plat_setup(void);
2819 +extern void ar2315_time_init(void);
2820 +
2821 +#else
2822 +
2823 +static inline void ar2315_irq_init(void)
2824 +{
2825 +}
2826 +
2827 +static inline int ar2315_init_devices(void)
2828 +{
2829 + return 0;
2830 +}
2831 +
2832 +static inline void ar2315_prom_init(void)
2833 +{
2834 +}
2835 +
2836 +static inline void ar2315_plat_setup(void)
2837 +{
2838 +}
2839 +
2840 +static inline void ar2315_time_init(void)
2841 +{
2842 +}
2843 +
2844 +#endif
2845 +
2846 +#endif
2847 --- /dev/null
2848 +++ b/arch/mips/ar231x/ar5312.h
2849 @@ -0,0 +1,38 @@
2850 +#ifndef __AR5312_H
2851 +#define __AR5312_H
2852 +
2853 +#ifdef CONFIG_ATHEROS_AR5312
2854 +
2855 +extern void ar5312_irq_init(void);
2856 +extern int ar5312_init_devices(void);
2857 +extern void ar5312_prom_init(void);
2858 +extern void ar5312_plat_setup(void);
2859 +extern void ar5312_time_init(void);
2860 +extern void ar5312_time_init(void);
2861 +
2862 +#else
2863 +
2864 +static inline void ar5312_irq_init(void)
2865 +{
2866 +}
2867 +
2868 +static inline int ar5312_init_devices(void)
2869 +{
2870 + return 0;
2871 +}
2872 +
2873 +static inline void ar5312_prom_init(void)
2874 +{
2875 +}
2876 +
2877 +static inline void ar5312_plat_setup(void)
2878 +{
2879 +}
2880 +
2881 +static inline void ar5312_time_init(void)
2882 +{
2883 +}
2884 +
2885 +#endif
2886 +
2887 +#endif
2888 --- /dev/null
2889 +++ b/arch/mips/include/asm/mach-ar231x/ar231x.h
2890 @@ -0,0 +1,57 @@
2891 +#ifndef __AR531X_H
2892 +#define __AR531X_H
2893 +
2894 +#include <linux/types.h>
2895 +#include <linux/io.h>
2896 +
2897 +#define AR531X_MISC_IRQ_BASE 0x20
2898 +#define AR531X_GPIO_IRQ_BASE 0x30
2899 +
2900 +/* Software's idea of interrupts handled by "CPU Interrupt Controller" */
2901 +#define AR531X_IRQ_NONE (MIPS_CPU_IRQ_BASE+0)
2902 +#define AR531X_IRQ_CPU_CLOCK (MIPS_CPU_IRQ_BASE+7) /* C0_CAUSE: 0x8000 */
2903 +
2904 +/* Miscellaneous interrupts, which share IP6 */
2905 +#define AR531X_MISC_IRQ_NONE (AR531X_MISC_IRQ_BASE+0)
2906 +#define AR531X_MISC_IRQ_TIMER (AR531X_MISC_IRQ_BASE+1)
2907 +#define AR531X_MISC_IRQ_AHB_PROC (AR531X_MISC_IRQ_BASE+2)
2908 +#define AR531X_MISC_IRQ_AHB_DMA (AR531X_MISC_IRQ_BASE+3)
2909 +#define AR531X_MISC_IRQ_GPIO (AR531X_MISC_IRQ_BASE+4)
2910 +#define AR531X_MISC_IRQ_UART0 (AR531X_MISC_IRQ_BASE+5)
2911 +#define AR531X_MISC_IRQ_UART0_DMA (AR531X_MISC_IRQ_BASE+6)
2912 +#define AR531X_MISC_IRQ_WATCHDOG (AR531X_MISC_IRQ_BASE+7)
2913 +#define AR531X_MISC_IRQ_LOCAL (AR531X_MISC_IRQ_BASE+8)
2914 +#define AR531X_MISC_IRQ_SPI (AR531X_MISC_IRQ_BASE+9)
2915 +#define AR531X_MISC_IRQ_COUNT 10
2916 +
2917 +/* GPIO Interrupts [0..7], share AR531X_MISC_IRQ_GPIO */
2918 +#define AR531X_GPIO_IRQ_NONE (AR531X_GPIO_IRQ_BASE+0)
2919 +#define AR531X_GPIO_IRQ(n) (AR531X_GPIO_IRQ_BASE+n)
2920 +#define AR531X_GPIO_IRQ_COUNT 22
2921 +
2922 +static inline u32
2923 +ar231x_read_reg(u32 reg)
2924 +{
2925 + return __raw_readl((u32 *) KSEG1ADDR(reg));
2926 +}
2927 +
2928 +static inline void
2929 +ar231x_write_reg(u32 reg, u32 val)
2930 +{
2931 + __raw_writel(val, (u32 *) KSEG1ADDR(reg));
2932 +}
2933 +
2934 +static inline u32
2935 +ar231x_mask_reg(u32 reg, u32 mask, u32 val)
2936 +{
2937 + u32 ret;
2938 +
2939 + ret = ar231x_read_reg(reg);
2940 + ret &= ~mask;
2941 + ret |= val;
2942 + ar231x_write_reg(reg, ret);
2943 +
2944 + return ret;
2945 +}
2946 +
2947 +#endif
2948 --- /dev/null
2949 +++ b/arch/mips/ar231x/devices.h
2950 @@ -0,0 +1,42 @@
2951 +#ifndef __AR231X_DEVICES_H
2952 +#define __AR231X_DEVICES_H
2953 +#include <linux/gpio.h>
2954 +
2955 +enum {
2956 + /* handled by ar5312.c */
2957 + DEV_TYPE_AR2312,
2958 + DEV_TYPE_AR2313,
2959 + DEV_TYPE_AR5312,
2960 +
2961 + /* handled by ar2315.c */
2962 + DEV_TYPE_AR2315,
2963 + DEV_TYPE_AR2316,
2964 + DEV_TYPE_AR2317,
2965 +
2966 + DEV_TYPE_UNKNOWN
2967 +};
2968 +
2969 +extern int ar231x_devtype;
2970 +extern struct ar231x_board_config ar231x_board;
2971 +extern asmlinkage void (*ar231x_irq_dispatch)(void);
2972 +
2973 +extern int ar231x_find_config(u8 *flash_limit);
2974 +extern void ar231x_serial_setup(u32 mapbase, unsigned int uartclk);
2975 +extern int ar231x_add_wmac(int nr, u32 base, int irq);
2976 +extern int ar231x_add_ethernet(int nr, u32 base, int irq, void *pdata);
2977 +
2978 +static inline bool is_2315(void)
2979 +{
2980 + return (current_cpu_data.cputype == CPU_4KEC);
2981 +}
2982 +
2983 +static inline bool is_5312(void)
2984 +{
2985 + return !is_2315();
2986 +}
2987 +
2988 +struct ar231x_gpio_chip {
2989 + u32 valid_mask;
2990 + struct gpio_chip chip;
2991 +};
2992 +#endif
2993 --- /dev/null
2994 +++ b/arch/mips/ar231x/devices.c
2995 @@ -0,0 +1,168 @@
2996 +#include <linux/kernel.h>
2997 +#include <linux/init.h>
2998 +#include <linux/serial.h>
2999 +#include <linux/serial_core.h>
3000 +#include <linux/serial_8250.h>
3001 +#include <linux/platform_device.h>
3002 +#include <ar231x_platform.h>
3003 +#include <ar231x.h>
3004 +#include "devices.h"
3005 +#include "ar5312.h"
3006 +#include "ar2315.h"
3007 +
3008 +struct ar231x_board_config ar231x_board;
3009 +int ar231x_devtype = DEV_TYPE_UNKNOWN;
3010 +
3011 +static struct resource ar231x_eth0_res[] = {
3012 + {
3013 + .name = "eth0_membase",
3014 + .flags = IORESOURCE_MEM,
3015 + },
3016 + {
3017 + .name = "eth0_irq",
3018 + .flags = IORESOURCE_IRQ,
3019 + }
3020 +};
3021 +
3022 +static struct resource ar231x_eth1_res[] = {
3023 + {
3024 + .name = "eth1_membase",
3025 + .flags = IORESOURCE_MEM,
3026 + },
3027 + {
3028 + .name = "eth1_irq",
3029 + .flags = IORESOURCE_IRQ,
3030 + }
3031 +};
3032 +
3033 +static struct platform_device ar231x_eth[] = {
3034 + {
3035 + .id = 0,
3036 + .name = "ar231x-eth",
3037 + .resource = ar231x_eth0_res,
3038 + .num_resources = ARRAY_SIZE(ar231x_eth0_res)
3039 + },
3040 + {
3041 + .id = 1,
3042 + .name = "ar231x-eth",
3043 + .resource = ar231x_eth1_res,
3044 + .num_resources = ARRAY_SIZE(ar231x_eth1_res)
3045 + }
3046 +};
3047 +
3048 +static struct resource ar231x_wmac0_res[] = {
3049 + {
3050 + .name = "wmac0_membase",
3051 + .flags = IORESOURCE_MEM,
3052 + },
3053 + {
3054 + .name = "wmac0_irq",
3055 + .flags = IORESOURCE_IRQ,
3056 + }
3057 +};
3058 +
3059 +static struct resource ar231x_wmac1_res[] = {
3060 + {
3061 + .name = "wmac1_membase",
3062 + .flags = IORESOURCE_MEM,
3063 + },
3064 + {
3065 + .name = "wmac1_irq",
3066 + .flags = IORESOURCE_IRQ,
3067 + }
3068 +};
3069 +
3070 +
3071 +static struct platform_device ar231x_wmac[] = {
3072 + {
3073 + .id = 0,
3074 + .name = "ar231x-wmac",
3075 + .resource = ar231x_wmac0_res,
3076 + .num_resources = ARRAY_SIZE(ar231x_wmac0_res),
3077 + .dev.platform_data = &ar231x_board,
3078 + },
3079 + {
3080 + .id = 1,
3081 + .name = "ar231x-wmac",
3082 + .resource = ar231x_wmac1_res,
3083 + .num_resources = ARRAY_SIZE(ar231x_wmac1_res),
3084 + .dev.platform_data = &ar231x_board,
3085 + },
3086 +};
3087 +
3088 +static const char *devtype_strings[] = {
3089 + [DEV_TYPE_AR5312] = "Atheros AR5312",
3090 + [DEV_TYPE_AR2312] = "Atheros AR2312",
3091 + [DEV_TYPE_AR2313] = "Atheros AR2313",
3092 + [DEV_TYPE_AR2315] = "Atheros AR2315",
3093 + [DEV_TYPE_AR2316] = "Atheros AR2316",
3094 + [DEV_TYPE_AR2317] = "Atheros AR2317",
3095 + [DEV_TYPE_UNKNOWN] = "Atheros (unknown)",
3096 +};
3097 +
3098 +const char *get_system_type(void)
3099 +{
3100 + if ((ar231x_devtype >= ARRAY_SIZE(devtype_strings)) ||
3101 + !devtype_strings[ar231x_devtype])
3102 + return devtype_strings[DEV_TYPE_UNKNOWN];
3103 + return devtype_strings[ar231x_devtype];
3104 +}
3105 +
3106 +
3107 +int __init
3108 +ar231x_add_ethernet(int nr, u32 base, int irq, void *pdata)
3109 +{
3110 + struct resource *res;
3111 +
3112 + ar231x_eth[nr].dev.platform_data = pdata;
3113 + res = &ar231x_eth[nr].resource[0];
3114 + res->start = base;
3115 + res->end = base + 0x2000 - 1;
3116 + res++;
3117 + res->start = irq;
3118 + res->end = irq;
3119 + return platform_device_register(&ar231x_eth[nr]);
3120 +}
3121 +
3122 +void __init
3123 +ar231x_serial_setup(u32 mapbase, unsigned int uartclk)
3124 +{
3125 + struct uart_port s;
3126 +
3127 + memset(&s, 0, sizeof(s));
3128 +
3129 + s.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST;
3130 + s.iotype = UPIO_MEM;
3131 + s.irq = AR531X_MISC_IRQ_UART0;
3132 + s.regshift = 2;
3133 + s.mapbase = mapbase;
3134 + s.uartclk = uartclk;
3135 + s.membase = (void __iomem *)s.mapbase;
3136 +
3137 + early_serial_setup(&s);
3138 +}
3139 +
3140 +int __init
3141 +ar231x_add_wmac(int nr, u32 base, int irq)
3142 +{
3143 + struct resource *res;
3144 +
3145 + ar231x_wmac[nr].dev.platform_data = &ar231x_board;
3146 + res = &ar231x_wmac[nr].resource[0];
3147 + res->start = base;
3148 + res->end = base + 0x10000 - 1;
3149 + res++;
3150 + res->start = irq;
3151 + res->end = irq;
3152 + return platform_device_register(&ar231x_wmac[nr]);
3153 +}
3154 +
3155 +static int __init ar231x_register_devices(void)
3156 +{
3157 + ar5312_init_devices();
3158 + ar2315_init_devices();
3159 +
3160 + return 0;
3161 +}
3162 +
3163 +device_initcall(ar231x_register_devices);
OpenWrt SVN history