projects / openwrt / svn-archive / archive.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
ramips: raeth: cleanup DMA API usage in ramips_eth_hard_start_xmit
[openwrt/svn-archive/archive.git] / target / linux / ramips / files / drivers / net / ramips.c
1 /*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License as published by
4 * the Free Software Foundation; version 2 of the License
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
14 *
15 * Copyright (C) 2009 John Crispin <blogic@openwrt.org>
16 */
17
18 #include <linux/module.h>
19 #include <linux/kernel.h>
20 #include <linux/types.h>
21 #include <linux/dma-mapping.h>
22 #include <linux/init.h>
23 #include <linux/skbuff.h>
24 #include <linux/etherdevice.h>
25 #include <linux/ethtool.h>
26 #include <linux/platform_device.h>
27
28 #include <ramips_eth_platform.h>
29 #include "ramips_eth.h"
30
31 #define TX_TIMEOUT (20 * HZ / 100)
32 #define MAX_RX_LENGTH 1600
33
34 #ifdef CONFIG_RALINK_RT305X
35 #include "ramips_esw.c"
36 #else
37 static inline int rt305x_esw_init(void) { return 0; }
38 static inline void rt305x_esw_exit(void) { }
39 #endif
40
41 #define phys_to_bus(a) (a & 0x1FFFFFFF)
42
43 static struct net_device * ramips_dev;
44 static void __iomem *ramips_fe_base = 0;
45
46 static inline void
47 ramips_fe_wr(u32 val, unsigned reg)
48 {
49 __raw_writel(val, ramips_fe_base + reg);
50 }
51
52 static inline u32
53 ramips_fe_rr(unsigned reg)
54 {
55 return __raw_readl(ramips_fe_base + reg);
56 }
57
58 static inline void
59 ramips_fe_int_disable(u32 mask)
60 {
61 ramips_fe_wr(ramips_fe_rr(RAMIPS_FE_INT_ENABLE) & ~mask,
62 RAMIPS_FE_INT_ENABLE);
63 /* flush write */
64 ramips_fe_rr(RAMIPS_FE_INT_ENABLE);
65 }
66
67 static inline void
68 ramips_fe_int_enable(u32 mask)
69 {
70 ramips_fe_wr(ramips_fe_rr(RAMIPS_FE_INT_ENABLE) | mask,
71 RAMIPS_FE_INT_ENABLE);
72 /* flush write */
73 ramips_fe_rr(RAMIPS_FE_INT_ENABLE);
74 }
75
76 static inline void
77 ramips_hw_set_macaddr(unsigned char *mac)
78 {
79 ramips_fe_wr((mac[0] << 8) | mac[1], RAMIPS_GDMA1_MAC_ADRH);
80 ramips_fe_wr((mac[2] << 24) | (mac[3] << 16) | (mac[4] << 8) | mac[5],
81 RAMIPS_GDMA1_MAC_ADRL);
82 }
83
84 #ifdef CONFIG_RALINK_RT288X
85 static void
86 ramips_setup_mdio_cfg(struct raeth_priv *re)
87 {
88 unsigned int mdio_cfg;
89
90 mdio_cfg = RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 |
91 RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 |
92 RAMIPS_MDIO_CFG_GP1_FRC_EN;
93
94 if (re->duplex == DUPLEX_FULL)
95 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_DUPLEX;
96
97 if (re->tx_fc)
98 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_FC_TX;
99
100 if (re->rx_fc)
101 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_FC_RX;
102
103 switch (re->speed) {
104 case SPEED_10:
105 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_10;
106 break;
107 case SPEED_100:
108 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_100;
109 break;
110 case SPEED_1000:
111 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_1000;
112 break;
113 default:
114 BUG();
115 }
116
117 ramips_fe_wr(mdio_cfg, RAMIPS_MDIO_CFG);
118 }
119 #else
120 static inline void ramips_setup_mdio_cfg(struct raeth_priv *re)
121 {
122 }
123 #endif /* CONFIG_RALINK_RT288X */
124
125 static void
126 ramips_cleanup_dma(struct raeth_priv *re)
127 {
128 int i;
129
130 for (i = 0; i < NUM_RX_DESC; i++)
131 if (re->rx_skb[i]) {
132 dma_unmap_single(NULL, re->rx_dma[i], MAX_RX_LENGTH,
133 DMA_FROM_DEVICE);
134 dev_kfree_skb_any(re->rx_skb[i]);
135 }
136
137 if (re->rx)
138 dma_free_coherent(NULL,
139 NUM_RX_DESC * sizeof(struct ramips_rx_dma),
140 re->rx, re->rx_desc_dma);
141
142 if (re->tx)
143 dma_free_coherent(NULL,
144 NUM_TX_DESC * sizeof(struct ramips_tx_dma),
145 re->tx, re->tx_desc_dma);
146 }
147
148 static int
149 ramips_alloc_dma(struct raeth_priv *re)
150 {
151 int err = -ENOMEM;
152 int i;
153
154 re->skb_free_idx = 0;
155
156 /* setup tx ring */
157 re->tx = dma_alloc_coherent(NULL,
158 NUM_TX_DESC * sizeof(struct ramips_tx_dma),
159 &re->tx_desc_dma, GFP_ATOMIC);
160 if (!re->tx)
161 goto err_cleanup;
162
163 memset(re->tx, 0, NUM_TX_DESC * sizeof(struct ramips_tx_dma));
164 for (i = 0; i < NUM_TX_DESC; i++) {
165 re->tx[i].txd2 = TX_DMA_LSO | TX_DMA_DONE;
166 re->tx[i].txd4 = TX_DMA_QN(3) | TX_DMA_PN(1);
167 }
168
169 /* setup rx ring */
170 re->rx = dma_alloc_coherent(NULL,
171 NUM_RX_DESC * sizeof(struct ramips_rx_dma),
172 &re->rx_desc_dma, GFP_ATOMIC);
173 if (!re->rx)
174 goto err_cleanup;
175
176 memset(re->rx, 0, sizeof(struct ramips_rx_dma) * NUM_RX_DESC);
177 for (i = 0; i < NUM_RX_DESC; i++) {
178 dma_addr_t dma_addr;
179 struct sk_buff *new_skb = dev_alloc_skb(MAX_RX_LENGTH +
180 NET_IP_ALIGN);
181
182 if (!new_skb)
183 goto err_cleanup;
184
185 skb_reserve(new_skb, NET_IP_ALIGN);
186
187 dma_addr = dma_map_single(NULL, new_skb->data,
188 MAX_RX_LENGTH, DMA_FROM_DEVICE);
189 re->rx_dma[i] = dma_addr;
190 re->rx[i].rxd1 = (unsigned int) re->rx_dma[i];
191 re->rx[i].rxd2 |= RX_DMA_LSO;
192 re->rx_skb[i] = new_skb;
193 }
194
195 return 0;
196
197 err_cleanup:
198 ramips_cleanup_dma(re);
199 return err;
200 }
201
202 static void
203 ramips_setup_dma(struct raeth_priv *re)
204 {
205 ramips_fe_wr(re->tx_desc_dma, RAMIPS_TX_BASE_PTR0);
206 ramips_fe_wr(NUM_TX_DESC, RAMIPS_TX_MAX_CNT0);
207 ramips_fe_wr(0, RAMIPS_TX_CTX_IDX0);
208 ramips_fe_wr(RAMIPS_PST_DTX_IDX0, RAMIPS_PDMA_RST_CFG);
209
210 ramips_fe_wr(re->rx_desc_dma, RAMIPS_RX_BASE_PTR0);
211 ramips_fe_wr(NUM_RX_DESC, RAMIPS_RX_MAX_CNT0);
212 ramips_fe_wr((NUM_RX_DESC - 1), RAMIPS_RX_CALC_IDX0);
213 ramips_fe_wr(RAMIPS_PST_DRX_IDX0, RAMIPS_PDMA_RST_CFG);
214 }
215
216 static int
217 ramips_eth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
218 {
219 struct raeth_priv *priv = netdev_priv(dev);
220 unsigned long tx;
221 unsigned int tx_next;
222 dma_addr_t mapped_addr;
223
224 if (priv->plat->min_pkt_len) {
225 if (skb->len < priv->plat->min_pkt_len) {
226 if (skb_padto(skb, priv->plat->min_pkt_len)) {
227 printk(KERN_ERR
228 "ramips_eth: skb_padto failed\n");
229 kfree_skb(skb);
230 return 0;
231 }
232 skb_put(skb, priv->plat->min_pkt_len - skb->len);
233 }
234 }
235
236 dev->trans_start = jiffies;
237 mapped_addr = dma_map_single(NULL, skb->data, skb->len, DMA_TO_DEVICE);
238
239 spin_lock(&priv->page_lock);
240 tx = ramips_fe_rr(RAMIPS_TX_CTX_IDX0);
241 tx_next = (tx + 1) % NUM_TX_DESC;
242
243 if ((priv->tx_skb[tx]) || (priv->tx_skb[tx_next]) ||
244 !(priv->tx[tx].txd2 & TX_DMA_DONE) ||
245 !(priv->tx[tx_next].txd2 & TX_DMA_DONE))
246 goto out;
247
248 priv->tx[tx].txd1 = (unsigned int) mapped_addr;
249 priv->tx[tx].txd2 &= ~(TX_DMA_PLEN0_MASK | TX_DMA_DONE);
250 priv->tx[tx].txd2 |= TX_DMA_PLEN0(skb->len);
251 dev->stats.tx_packets++;
252 dev->stats.tx_bytes += skb->len;
253 priv->tx_skb[tx] = skb;
254 wmb();
255 ramips_fe_wr(tx_next, RAMIPS_TX_CTX_IDX0);
256 spin_unlock(&priv->page_lock);
257 return NETDEV_TX_OK;
258
259 out:
260 spin_unlock(&priv->page_lock);
261 dev->stats.tx_dropped++;
262 kfree_skb(skb);
263 return NETDEV_TX_OK;
264 }
265
266 static void
267 ramips_eth_rx_hw(unsigned long ptr)
268 {
269 struct net_device *dev = (struct net_device *) ptr;
270 struct raeth_priv *priv = netdev_priv(dev);
271 int rx;
272 int max_rx = 16;
273
274 while (max_rx) {
275 struct sk_buff *rx_skb, *new_skb;
276 int pktlen;
277
278 rx = (ramips_fe_rr(RAMIPS_RX_CALC_IDX0) + 1) % NUM_RX_DESC;
279 if (!(priv->rx[rx].rxd2 & RX_DMA_DONE))
280 break;
281 max_rx--;
282
283 rx_skb = priv->rx_skb[rx];
284 pktlen = RX_DMA_PLEN0(priv->rx[rx].rxd2);
285
286 new_skb = netdev_alloc_skb(dev, MAX_RX_LENGTH + NET_IP_ALIGN);
287 /* Reuse the buffer on allocation failures */
288 if (new_skb) {
289 dma_addr_t dma_addr;
290
291 dma_unmap_single(NULL, priv->rx_dma[rx], MAX_RX_LENGTH,
292 DMA_FROM_DEVICE);
293
294 skb_put(rx_skb, pktlen);
295 rx_skb->dev = dev;
296 rx_skb->protocol = eth_type_trans(rx_skb, dev);
297 rx_skb->ip_summed = CHECKSUM_NONE;
298 dev->stats.rx_packets++;
299 dev->stats.rx_bytes += pktlen;
300 netif_rx(rx_skb);
301
302 priv->rx_skb[rx] = new_skb;
303 skb_reserve(new_skb, NET_IP_ALIGN);
304
305 dma_addr = dma_map_single(NULL,
306 new_skb->data,
307 MAX_RX_LENGTH,
308 DMA_FROM_DEVICE);
309 priv->rx_dma[rx] = dma_addr;
310 priv->rx[rx].rxd1 = (unsigned int) dma_addr;
311 } else {
312 dev->stats.rx_dropped++;
313 }
314
315 priv->rx[rx].rxd2 &= ~RX_DMA_DONE;
316 wmb();
317 ramips_fe_wr(rx, RAMIPS_RX_CALC_IDX0);
318 }
319
320 if (max_rx == 0)
321 tasklet_schedule(&priv->rx_tasklet);
322 else
323 ramips_fe_int_enable(RAMIPS_RX_DLY_INT);
324 }
325
326 static void
327 ramips_eth_tx_housekeeping(unsigned long ptr)
328 {
329 struct net_device *dev = (struct net_device*)ptr;
330 struct raeth_priv *priv = netdev_priv(dev);
331
332 spin_lock(&priv->page_lock);
333 while ((priv->tx[priv->skb_free_idx].txd2 & TX_DMA_DONE) &&
334 (priv->tx_skb[priv->skb_free_idx])) {
335 dev_kfree_skb_irq(priv->tx_skb[priv->skb_free_idx]);
336 priv->tx_skb[priv->skb_free_idx] = 0;
337 priv->skb_free_idx++;
338 if (priv->skb_free_idx >= NUM_TX_DESC)
339 priv->skb_free_idx = 0;
340 }
341 spin_unlock(&priv->page_lock);
342
343 ramips_fe_int_enable(RAMIPS_TX_DLY_INT);
344 }
345
346 static void
347 ramips_eth_timeout(struct net_device *dev)
348 {
349 struct raeth_priv *priv = netdev_priv(dev);
350
351 tasklet_schedule(&priv->tx_housekeeping_tasklet);
352 }
353
354 static irqreturn_t
355 ramips_eth_irq(int irq, void *dev)
356 {
357 struct raeth_priv *priv = netdev_priv(dev);
358 unsigned long fe_int = ramips_fe_rr(RAMIPS_FE_INT_STATUS);
359
360 ramips_fe_wr(0xFFFFFFFF, RAMIPS_FE_INT_STATUS);
361
362 if (fe_int & RAMIPS_RX_DLY_INT) {
363 ramips_fe_int_disable(RAMIPS_RX_DLY_INT);
364 tasklet_schedule(&priv->rx_tasklet);
365 }
366
367 if (fe_int & RAMIPS_TX_DLY_INT) {
368 ramips_fe_int_disable(RAMIPS_TX_DLY_INT);
369 tasklet_schedule(&priv->tx_housekeeping_tasklet);
370 }
371
372 return IRQ_HANDLED;
373 }
374
375 static int
376 ramips_eth_open(struct net_device *dev)
377 {
378 struct raeth_priv *priv = netdev_priv(dev);
379 int err;
380
381 err = request_irq(dev->irq, ramips_eth_irq, IRQF_DISABLED,
382 dev->name, dev);
383 if (err)
384 return err;
385
386 err = ramips_alloc_dma(priv);
387 if (err)
388 goto err_free_irq;
389
390 ramips_hw_set_macaddr(dev->dev_addr);
391
392 ramips_setup_dma(priv);
393 ramips_fe_wr((ramips_fe_rr(RAMIPS_PDMA_GLO_CFG) & 0xff) |
394 (RAMIPS_TX_WB_DDONE | RAMIPS_RX_DMA_EN |
395 RAMIPS_TX_DMA_EN | RAMIPS_PDMA_SIZE_4DWORDS),
396 RAMIPS_PDMA_GLO_CFG);
397 ramips_fe_wr((ramips_fe_rr(RAMIPS_FE_GLO_CFG) &
398 ~(RAMIPS_US_CYC_CNT_MASK << RAMIPS_US_CYC_CNT_SHIFT)) |
399 ((priv->plat->sys_freq / RAMIPS_US_CYC_CNT_DIVISOR) << RAMIPS_US_CYC_CNT_SHIFT),
400 RAMIPS_FE_GLO_CFG);
401
402 tasklet_init(&priv->tx_housekeeping_tasklet, ramips_eth_tx_housekeeping,
403 (unsigned long)dev);
404 tasklet_init(&priv->rx_tasklet, ramips_eth_rx_hw, (unsigned long)dev);
405
406 ramips_setup_mdio_cfg(priv);
407
408 ramips_fe_wr(RAMIPS_DELAY_INIT, RAMIPS_DLY_INT_CFG);
409 ramips_fe_wr(RAMIPS_TX_DLY_INT | RAMIPS_RX_DLY_INT, RAMIPS_FE_INT_ENABLE);
410 ramips_fe_wr(ramips_fe_rr(RAMIPS_GDMA1_FWD_CFG) &
411 ~(RAMIPS_GDM1_ICS_EN | RAMIPS_GDM1_TCS_EN | RAMIPS_GDM1_UCS_EN | 0xffff),
412 RAMIPS_GDMA1_FWD_CFG);
413 ramips_fe_wr(ramips_fe_rr(RAMIPS_CDMA_CSG_CFG) &
414 ~(RAMIPS_ICS_GEN_EN | RAMIPS_TCS_GEN_EN | RAMIPS_UCS_GEN_EN),
415 RAMIPS_CDMA_CSG_CFG);
416 ramips_fe_wr(RAMIPS_PSE_FQFC_CFG_INIT, RAMIPS_PSE_FQ_CFG);
417 ramips_fe_wr(1, RAMIPS_FE_RST_GL);
418 ramips_fe_wr(0, RAMIPS_FE_RST_GL);
419
420 netif_start_queue(dev);
421 return 0;
422
423 err_free_irq:
424 free_irq(dev->irq, dev);
425 return err;
426 }
427
428 static int
429 ramips_eth_stop(struct net_device *dev)
430 {
431 struct raeth_priv *priv = netdev_priv(dev);
432
433 ramips_fe_wr(ramips_fe_rr(RAMIPS_PDMA_GLO_CFG) &
434 ~(RAMIPS_TX_WB_DDONE | RAMIPS_RX_DMA_EN | RAMIPS_TX_DMA_EN),
435 RAMIPS_PDMA_GLO_CFG);
436
437 /* disable all interrupts in the hw */
438 ramips_fe_wr(0, RAMIPS_FE_INT_ENABLE);
439
440 free_irq(dev->irq, dev);
441 netif_stop_queue(dev);
442 tasklet_kill(&priv->tx_housekeeping_tasklet);
443 tasklet_kill(&priv->rx_tasklet);
444 ramips_cleanup_dma(priv);
445 printk(KERN_DEBUG "ramips_eth: stopped\n");
446 return 0;
447 }
448
449 static int __init
450 ramips_eth_probe(struct net_device *dev)
451 {
452 struct raeth_priv *priv = netdev_priv(dev);
453
454 BUG_ON(!priv->plat->reset_fe);
455 priv->plat->reset_fe();
456 net_srandom(jiffies);
457 memcpy(dev->dev_addr, priv->plat->mac, ETH_ALEN);
458
459 ether_setup(dev);
460 dev->mtu = 1500;
461 dev->watchdog_timeo = TX_TIMEOUT;
462 spin_lock_init(&priv->page_lock);
463
464 return 0;
465 }
466
467 static const struct net_device_ops ramips_eth_netdev_ops = {
468 .ndo_init = ramips_eth_probe,
469 .ndo_open = ramips_eth_open,
470 .ndo_stop = ramips_eth_stop,
471 .ndo_start_xmit = ramips_eth_hard_start_xmit,
472 .ndo_tx_timeout = ramips_eth_timeout,
473 .ndo_change_mtu = eth_change_mtu,
474 .ndo_set_mac_address = eth_mac_addr,
475 .ndo_validate_addr = eth_validate_addr,
476 };
477
478 static int
479 ramips_eth_plat_probe(struct platform_device *plat)
480 {
481 struct raeth_priv *priv;
482 struct ramips_eth_platform_data *data = plat->dev.platform_data;
483 struct resource *res;
484 int err;
485
486 if (!data) {
487 dev_err(&plat->dev, "no platform data specified\n");
488 return -EINVAL;
489 }
490
491 res = platform_get_resource(plat, IORESOURCE_MEM, 0);
492 if (!res) {
493 dev_err(&plat->dev, "no memory resource found\n");
494 return -ENXIO;
495 }
496
497 ramips_fe_base = ioremap_nocache(res->start, res->end - res->start + 1);
498 if (!ramips_fe_base)
499 return -ENOMEM;
500
501 ramips_dev = alloc_etherdev(sizeof(struct raeth_priv));
502 if (!ramips_dev) {
503 dev_err(&plat->dev, "alloc_etherdev failed\n");
504 err = -ENOMEM;
505 goto err_unmap;
506 }
507
508 strcpy(ramips_dev->name, "eth%d");
509 ramips_dev->irq = platform_get_irq(plat, 0);
510 if (ramips_dev->irq < 0) {
511 dev_err(&plat->dev, "no IRQ resource found\n");
512 err = -ENXIO;
513 goto err_free_dev;
514 }
515 ramips_dev->addr_len = ETH_ALEN;
516 ramips_dev->base_addr = (unsigned long)ramips_fe_base;
517 ramips_dev->netdev_ops = &ramips_eth_netdev_ops;
518
519 priv = netdev_priv(ramips_dev);
520
521 priv->speed = data->speed;
522 priv->duplex = data->duplex;
523 priv->rx_fc = data->rx_fc;
524 priv->tx_fc = data->tx_fc;
525 priv->plat = data;
526
527 err = register_netdev(ramips_dev);
528 if (err) {
529 dev_err(&plat->dev, "error bringing up device\n");
530 goto err_free_dev;
531 }
532
533 printk(KERN_DEBUG "ramips_eth: loaded\n");
534 return 0;
535
536 err_free_dev:
537 kfree(ramips_dev);
538 err_unmap:
539 iounmap(ramips_fe_base);
540 return err;
541 }
542
543 static int
544 ramips_eth_plat_remove(struct platform_device *plat)
545 {
546 unregister_netdev(ramips_dev);
547 free_netdev(ramips_dev);
548 printk(KERN_DEBUG "ramips_eth: unloaded\n");
549 return 0;
550 }
551
552 static struct platform_driver ramips_eth_driver = {
553 .probe = ramips_eth_plat_probe,
554 .remove = ramips_eth_plat_remove,
555 .driver = {
556 .name = "ramips_eth",
557 .owner = THIS_MODULE,
558 },
559 };
560
561 static int __init
562 ramips_eth_init(void)
563 {
564 int ret;
565
566 ret = rt305x_esw_init();
567 if (ret)
568 return ret;
569
570 ret = platform_driver_register(&ramips_eth_driver);
571 if (ret) {
572 printk(KERN_ERR
573 "ramips_eth: Error registering platfom driver!\n");
574 goto esw_cleanup;
575 }
576
577 return 0;
578
579 esw_cleanup:
580 rt305x_esw_exit();
581 return ret;
582 }
583
584 static void __exit
585 ramips_eth_cleanup(void)
586 {
587 platform_driver_unregister(&ramips_eth_driver);
588 rt305x_esw_exit();
589 }
590
591 module_init(ramips_eth_init);
592 module_exit(ramips_eth_cleanup);
593
594 MODULE_LICENSE("GPL");
595 MODULE_AUTHOR("John Crispin <blogic@openwrt.org>");
596 MODULE_DESCRIPTION("ethernet driver for ramips boards");
OpenWrt SVN history