explicitely enable shared interrupt 2 for any core that did not a dedicated IRQ