projects / openwrt / openwrt.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
ramips: Don't trigger BUG_ON due to skb allocation failure
[openwrt/openwrt.git] / target / linux / ramips / files / drivers / net / ramips.c
1 /*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License as published by
4 * the Free Software Foundation; version 2 of the License
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
14 *
15 * Copyright (C) 2009 John Crispin <blogic@openwrt.org>
16 */
17
18 #include <linux/module.h>
19 #include <linux/kernel.h>
20 #include <linux/types.h>
21 #include <linux/dma-mapping.h>
22 #include <linux/init.h>
23 #include <linux/skbuff.h>
24 #include <linux/etherdevice.h>
25 #include <linux/ethtool.h>
26 #include <linux/platform_device.h>
27
28 #include <ramips_eth_platform.h>
29 #include "ramips_eth.h"
30
31 #define TX_TIMEOUT (20 * HZ / 100)
32 #define MAX_RX_LENGTH 1600
33
34 #ifdef CONFIG_RALINK_RT305X
35 #include "ramips_esw.c"
36 #endif
37
38 #define phys_to_bus(a) (a & 0x1FFFFFFF)
39
40 static struct net_device * ramips_dev;
41 static void __iomem *ramips_fe_base = 0;
42
43 static inline void
44 ramips_fe_wr(u32 val, unsigned reg)
45 {
46 __raw_writel(val, ramips_fe_base + reg);
47 }
48
49 static inline u32
50 ramips_fe_rr(unsigned reg)
51 {
52 return __raw_readl(ramips_fe_base + reg);
53 }
54
55 static inline void
56 ramips_fe_int_disable(u32 mask)
57 {
58 ramips_fe_wr(ramips_fe_rr(RAMIPS_FE_INT_ENABLE) & ~mask,
59 RAMIPS_FE_INT_ENABLE);
60 /* flush write */
61 ramips_fe_rr(RAMIPS_FE_INT_ENABLE);
62 }
63
64 static inline void
65 ramips_fe_int_enable(u32 mask)
66 {
67 ramips_fe_wr(ramips_fe_rr(RAMIPS_FE_INT_ENABLE) | mask,
68 RAMIPS_FE_INT_ENABLE);
69 /* flush write */
70 ramips_fe_rr(RAMIPS_FE_INT_ENABLE);
71 }
72
73 static inline void
74 ramips_hw_set_macaddr(unsigned char *mac)
75 {
76 ramips_fe_wr((mac[0] << 8) | mac[1], RAMIPS_GDMA1_MAC_ADRH);
77 ramips_fe_wr((mac[2] << 24) | (mac[3] << 16) | (mac[4] << 8) | mac[5],
78 RAMIPS_GDMA1_MAC_ADRL);
79 }
80
81 #ifdef CONFIG_RALINK_RT288X
82 static void
83 ramips_setup_mdio_cfg(struct raeth_priv *re)
84 {
85 unsigned int mdio_cfg;
86
87 mdio_cfg = RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 |
88 RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 |
89 RAMIPS_MDIO_CFG_GP1_FRC_EN;
90
91 if (re->duplex == DUPLEX_FULL)
92 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_DUPLEX;
93
94 if (re->tx_fc)
95 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_FC_TX;
96
97 if (re->rx_fc)
98 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_FC_RX;
99
100 switch (re->speed) {
101 case SPEED_10:
102 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_10;
103 break;
104 case SPEED_100:
105 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_100;
106 break;
107 case SPEED_1000:
108 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_1000;
109 break;
110 default:
111 BUG();
112 }
113
114 ramips_fe_wr(mdio_cfg, RAMIPS_MDIO_CFG);
115 }
116 #else
117 static inline void ramips_setup_mdio_cfg(struct raeth_priv *re)
118 {
119 }
120 #endif /* CONFIG_RALINK_RT288X */
121
122 static void
123 ramips_cleanup_dma(struct raeth_priv *re)
124 {
125 int i;
126
127 for (i = 0; i < NUM_RX_DESC; i++)
128 if (re->rx_skb[i])
129 dev_kfree_skb_any(re->rx_skb[i]);
130
131 if (re->rx)
132 dma_free_coherent(NULL,
133 NUM_RX_DESC * sizeof(struct ramips_rx_dma),
134 re->rx, re->phy_rx);
135
136 if (re->tx)
137 dma_free_coherent(NULL,
138 NUM_TX_DESC * sizeof(struct ramips_tx_dma),
139 re->tx, re->phy_tx);
140 }
141
142 static int
143 ramips_alloc_dma(struct raeth_priv *re)
144 {
145 int err = -ENOMEM;
146 int i;
147
148 re->skb_free_idx = 0;
149
150 /* setup tx ring */
151 re->tx = dma_alloc_coherent(NULL,
152 NUM_TX_DESC * sizeof(struct ramips_tx_dma),
153 &re->phy_tx, GFP_ATOMIC);
154 if (!re->tx)
155 goto err_cleanup;
156
157 memset(re->tx, 0, NUM_TX_DESC * sizeof(struct ramips_tx_dma));
158 for (i = 0; i < NUM_TX_DESC; i++) {
159 re->tx[i].txd2 = TX_DMA_LSO | TX_DMA_DONE;
160 re->tx[i].txd4 = TX_DMA_QN(3) | TX_DMA_PN(1);
161 }
162
163 /* setup rx ring */
164 re->rx = dma_alloc_coherent(NULL,
165 NUM_RX_DESC * sizeof(struct ramips_rx_dma),
166 &re->phy_rx, GFP_ATOMIC);
167 if (!re->rx)
168 goto err_cleanup;
169
170 memset(re->rx, 0, sizeof(struct ramips_rx_dma) * NUM_RX_DESC);
171 for (i = 0; i < NUM_RX_DESC; i++) {
172 struct sk_buff *new_skb = dev_alloc_skb(MAX_RX_LENGTH + 2);
173
174 if (!new_skb)
175 goto err_cleanup;
176
177 skb_reserve(new_skb, 2);
178 re->rx[i].rxd1 = dma_map_single(NULL,
179 new_skb->data,
180 MAX_RX_LENGTH + 2,
181 DMA_FROM_DEVICE);
182 re->rx[i].rxd2 |= RX_DMA_LSO;
183 re->rx_skb[i] = new_skb;
184 }
185
186 return 0;
187
188 err_cleanup:
189 ramips_cleanup_dma(re);
190 return err;
191 }
192
193 static void
194 ramips_setup_dma(struct raeth_priv *re)
195 {
196 ramips_fe_wr(phys_to_bus(re->phy_tx), RAMIPS_TX_BASE_PTR0);
197 ramips_fe_wr(NUM_TX_DESC, RAMIPS_TX_MAX_CNT0);
198 ramips_fe_wr(0, RAMIPS_TX_CTX_IDX0);
199 ramips_fe_wr(RAMIPS_PST_DTX_IDX0, RAMIPS_PDMA_RST_CFG);
200
201 ramips_fe_wr(phys_to_bus(re->phy_rx), RAMIPS_RX_BASE_PTR0);
202 ramips_fe_wr(NUM_RX_DESC, RAMIPS_RX_MAX_CNT0);
203 ramips_fe_wr((NUM_RX_DESC - 1), RAMIPS_RX_CALC_IDX0);
204 ramips_fe_wr(RAMIPS_PST_DRX_IDX0, RAMIPS_PDMA_RST_CFG);
205 }
206
207 static int
208 ramips_eth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
209 {
210 struct raeth_priv *priv = netdev_priv(dev);
211 unsigned long tx;
212 unsigned int tx_next;
213 unsigned int mapped_addr;
214 unsigned long flags;
215
216 if (priv->plat->min_pkt_len) {
217 if (skb->len < priv->plat->min_pkt_len) {
218 if (skb_padto(skb, priv->plat->min_pkt_len)) {
219 printk(KERN_ERR
220 "ramips_eth: skb_padto failed\n");
221 kfree_skb(skb);
222 return 0;
223 }
224 skb_put(skb, priv->plat->min_pkt_len - skb->len);
225 }
226 }
227
228 dev->trans_start = jiffies;
229 mapped_addr = (unsigned int) dma_map_single(NULL, skb->data, skb->len,
230 DMA_TO_DEVICE);
231 dma_sync_single_for_device(NULL, mapped_addr, skb->len, DMA_TO_DEVICE);
232 spin_lock_irqsave(&priv->page_lock, flags);
233 tx = ramips_fe_rr(RAMIPS_TX_CTX_IDX0);
234 tx_next = (tx + 1) % NUM_TX_DESC;
235
236 if ((priv->tx_skb[tx]) || (priv->tx_skb[tx_next]) ||
237 !(priv->tx[tx].txd2 & TX_DMA_DONE) ||
238 !(priv->tx[tx_next].txd2 & TX_DMA_DONE))
239 goto out;
240
241 priv->tx[tx].txd1 = mapped_addr;
242 priv->tx[tx].txd2 &= ~(TX_DMA_PLEN0_MASK | TX_DMA_DONE);
243 priv->tx[tx].txd2 |= TX_DMA_PLEN0(skb->len);
244 dev->stats.tx_packets++;
245 dev->stats.tx_bytes += skb->len;
246 priv->tx_skb[tx] = skb;
247 wmb();
248 ramips_fe_wr(tx_next, RAMIPS_TX_CTX_IDX0);
249 spin_unlock_irqrestore(&priv->page_lock, flags);
250 return NETDEV_TX_OK;
251
252 out:
253 spin_unlock_irqrestore(&priv->page_lock, flags);
254 dev->stats.tx_dropped++;
255 kfree_skb(skb);
256 return NETDEV_TX_OK;
257 }
258
259 static void
260 ramips_eth_rx_hw(unsigned long ptr)
261 {
262 struct net_device *dev = (struct net_device *) ptr;
263 struct raeth_priv *priv = netdev_priv(dev);
264 int rx;
265 int max_rx = 16;
266
267 while (max_rx) {
268 struct sk_buff *rx_skb, *new_skb;
269
270 rx = (ramips_fe_rr(RAMIPS_RX_CALC_IDX0) + 1) % NUM_RX_DESC;
271 if (!(priv->rx[rx].rxd2 & RX_DMA_DONE))
272 break;
273 max_rx--;
274
275 new_skb = netdev_alloc_skb(dev, MAX_RX_LENGTH + 2);
276 /* Reuse the buffer on allocation failures */
277 if (new_skb) {
278 rx_skb = priv->rx_skb[rx];
279 skb_put(rx_skb, RX_DMA_PLEN0(priv->rx[rx].rxd2));
280 rx_skb->dev = dev;
281 rx_skb->protocol = eth_type_trans(rx_skb, dev);
282 rx_skb->ip_summed = CHECKSUM_NONE;
283 dev->stats.rx_packets++;
284 dev->stats.rx_bytes += rx_skb->len;
285 netif_rx(rx_skb);
286
287 priv->rx_skb[rx] = new_skb;
288 skb_reserve(new_skb, 2);
289 priv->rx[rx].rxd1 = dma_map_single(NULL,
290 new_skb->data,
291 MAX_RX_LENGTH + 2,
292 DMA_FROM_DEVICE);
293 }
294
295 priv->rx[rx].rxd2 &= ~RX_DMA_DONE;
296 wmb();
297 ramips_fe_wr(rx, RAMIPS_RX_CALC_IDX0);
298 }
299
300 if (max_rx == 0)
301 tasklet_schedule(&priv->rx_tasklet);
302 else
303 ramips_fe_int_enable(RAMIPS_RX_DLY_INT);
304 }
305
306 static void
307 ramips_eth_tx_housekeeping(unsigned long ptr)
308 {
309 struct net_device *dev = (struct net_device*)ptr;
310 struct raeth_priv *priv = netdev_priv(dev);
311
312 while ((priv->tx[priv->skb_free_idx].txd2 & TX_DMA_DONE) &&
313 (priv->tx_skb[priv->skb_free_idx])) {
314 dev_kfree_skb_irq(priv->tx_skb[priv->skb_free_idx]);
315 priv->tx_skb[priv->skb_free_idx] = 0;
316 priv->skb_free_idx++;
317 if (priv->skb_free_idx >= NUM_TX_DESC)
318 priv->skb_free_idx = 0;
319 }
320
321 ramips_fe_int_enable(RAMIPS_TX_DLY_INT);
322 }
323
324 static void
325 ramips_eth_timeout(struct net_device *dev)
326 {
327 struct raeth_priv *priv = netdev_priv(dev);
328
329 tasklet_schedule(&priv->tx_housekeeping_tasklet);
330 }
331
332 static irqreturn_t
333 ramips_eth_irq(int irq, void *dev)
334 {
335 struct raeth_priv *priv = netdev_priv(dev);
336 unsigned long fe_int = ramips_fe_rr(RAMIPS_FE_INT_STATUS);
337
338 ramips_fe_wr(0xFFFFFFFF, RAMIPS_FE_INT_STATUS);
339
340 if (fe_int & RAMIPS_RX_DLY_INT) {
341 ramips_fe_int_disable(RAMIPS_RX_DLY_INT);
342 tasklet_schedule(&priv->rx_tasklet);
343 }
344
345 if (fe_int & RAMIPS_TX_DLY_INT)
346 ramips_eth_tx_housekeeping((unsigned long)dev);
347
348 return IRQ_HANDLED;
349 }
350
351 static int
352 ramips_eth_open(struct net_device *dev)
353 {
354 struct raeth_priv *priv = netdev_priv(dev);
355 int err;
356
357 err = request_irq(dev->irq, ramips_eth_irq, IRQF_DISABLED,
358 dev->name, dev);
359 if (err)
360 return err;
361
362 err = ramips_alloc_dma(priv);
363 if (err)
364 goto err_free_irq;
365
366 ramips_hw_set_macaddr(dev->dev_addr);
367
368 ramips_setup_dma(priv);
369 ramips_fe_wr((ramips_fe_rr(RAMIPS_PDMA_GLO_CFG) & 0xff) |
370 (RAMIPS_TX_WB_DDONE | RAMIPS_RX_DMA_EN |
371 RAMIPS_TX_DMA_EN | RAMIPS_PDMA_SIZE_4DWORDS),
372 RAMIPS_PDMA_GLO_CFG);
373 ramips_fe_wr((ramips_fe_rr(RAMIPS_FE_GLO_CFG) &
374 ~(RAMIPS_US_CYC_CNT_MASK << RAMIPS_US_CYC_CNT_SHIFT)) |
375 ((priv->plat->sys_freq / RAMIPS_US_CYC_CNT_DIVISOR) << RAMIPS_US_CYC_CNT_SHIFT),
376 RAMIPS_FE_GLO_CFG);
377
378 tasklet_init(&priv->tx_housekeeping_tasklet, ramips_eth_tx_housekeeping,
379 (unsigned long)dev);
380 tasklet_init(&priv->rx_tasklet, ramips_eth_rx_hw, (unsigned long)dev);
381
382 ramips_setup_mdio_cfg(priv);
383
384 ramips_fe_wr(RAMIPS_DELAY_INIT, RAMIPS_DLY_INT_CFG);
385 ramips_fe_wr(RAMIPS_TX_DLY_INT | RAMIPS_RX_DLY_INT, RAMIPS_FE_INT_ENABLE);
386 ramips_fe_wr(ramips_fe_rr(RAMIPS_GDMA1_FWD_CFG) &
387 ~(RAMIPS_GDM1_ICS_EN | RAMIPS_GDM1_TCS_EN | RAMIPS_GDM1_UCS_EN | 0xffff),
388 RAMIPS_GDMA1_FWD_CFG);
389 ramips_fe_wr(ramips_fe_rr(RAMIPS_CDMA_CSG_CFG) &
390 ~(RAMIPS_ICS_GEN_EN | RAMIPS_TCS_GEN_EN | RAMIPS_UCS_GEN_EN),
391 RAMIPS_CDMA_CSG_CFG);
392 ramips_fe_wr(RAMIPS_PSE_FQFC_CFG_INIT, RAMIPS_PSE_FQ_CFG);
393 ramips_fe_wr(1, RAMIPS_FE_RST_GL);
394 ramips_fe_wr(0, RAMIPS_FE_RST_GL);
395
396 netif_start_queue(dev);
397 return 0;
398
399 err_free_irq:
400 free_irq(dev->irq, dev);
401 return err;
402 }
403
404 static int
405 ramips_eth_stop(struct net_device *dev)
406 {
407 struct raeth_priv *priv = netdev_priv(dev);
408
409 ramips_fe_wr(ramips_fe_rr(RAMIPS_PDMA_GLO_CFG) &
410 ~(RAMIPS_TX_WB_DDONE | RAMIPS_RX_DMA_EN | RAMIPS_TX_DMA_EN),
411 RAMIPS_PDMA_GLO_CFG);
412
413 /* disable all interrupts in the hw */
414 ramips_fe_wr(0, RAMIPS_FE_INT_ENABLE);
415
416 free_irq(dev->irq, dev);
417 netif_stop_queue(dev);
418 tasklet_kill(&priv->tx_housekeeping_tasklet);
419 tasklet_kill(&priv->rx_tasklet);
420 ramips_cleanup_dma(priv);
421 printk(KERN_DEBUG "ramips_eth: stopped\n");
422 return 0;
423 }
424
425 static int __init
426 ramips_eth_probe(struct net_device *dev)
427 {
428 struct raeth_priv *priv = netdev_priv(dev);
429
430 BUG_ON(!priv->plat->reset_fe);
431 priv->plat->reset_fe();
432 net_srandom(jiffies);
433 memcpy(dev->dev_addr, priv->plat->mac, ETH_ALEN);
434
435 ether_setup(dev);
436 dev->mtu = 1500;
437 dev->watchdog_timeo = TX_TIMEOUT;
438 spin_lock_init(&priv->page_lock);
439
440 return 0;
441 }
442
443 static const struct net_device_ops ramips_eth_netdev_ops = {
444 .ndo_init = ramips_eth_probe,
445 .ndo_open = ramips_eth_open,
446 .ndo_stop = ramips_eth_stop,
447 .ndo_start_xmit = ramips_eth_hard_start_xmit,
448 .ndo_tx_timeout = ramips_eth_timeout,
449 .ndo_change_mtu = eth_change_mtu,
450 .ndo_set_mac_address = eth_mac_addr,
451 .ndo_validate_addr = eth_validate_addr,
452 };
453
454 static int
455 ramips_eth_plat_probe(struct platform_device *plat)
456 {
457 struct raeth_priv *priv;
458 struct ramips_eth_platform_data *data = plat->dev.platform_data;
459 struct resource *res;
460 int err;
461
462 if (!data) {
463 dev_err(&plat->dev, "no platform data specified\n");
464 return -EINVAL;
465 }
466
467 res = platform_get_resource(plat, IORESOURCE_MEM, 0);
468 if (!res) {
469 dev_err(&plat->dev, "no memory resource found\n");
470 return -ENXIO;
471 }
472
473 ramips_fe_base = ioremap_nocache(res->start, res->end - res->start + 1);
474 if (!ramips_fe_base)
475 return -ENOMEM;
476
477 ramips_dev = alloc_etherdev(sizeof(struct raeth_priv));
478 if (!ramips_dev) {
479 dev_err(&plat->dev, "alloc_etherdev failed\n");
480 err = -ENOMEM;
481 goto err_unmap;
482 }
483
484 strcpy(ramips_dev->name, "eth%d");
485 ramips_dev->irq = platform_get_irq(plat, 0);
486 if (ramips_dev->irq < 0) {
487 dev_err(&plat->dev, "no IRQ resource found\n");
488 err = -ENXIO;
489 goto err_free_dev;
490 }
491 ramips_dev->addr_len = ETH_ALEN;
492 ramips_dev->base_addr = (unsigned long)ramips_fe_base;
493 ramips_dev->netdev_ops = &ramips_eth_netdev_ops;
494
495 priv = netdev_priv(ramips_dev);
496
497 priv->speed = data->speed;
498 priv->duplex = data->duplex;
499 priv->rx_fc = data->rx_fc;
500 priv->tx_fc = data->tx_fc;
501 priv->plat = data;
502
503 err = register_netdev(ramips_dev);
504 if (err) {
505 dev_err(&plat->dev, "error bringing up device\n");
506 goto err_free_dev;
507 }
508
509 #ifdef CONFIG_RALINK_RT305X
510 rt305x_esw_init();
511 #endif
512 printk(KERN_DEBUG "ramips_eth: loaded\n");
513 return 0;
514
515 err_free_dev:
516 kfree(ramips_dev);
517 err_unmap:
518 iounmap(ramips_fe_base);
519 return err;
520 }
521
522 static int
523 ramips_eth_plat_remove(struct platform_device *plat)
524 {
525 unregister_netdev(ramips_dev);
526 free_netdev(ramips_dev);
527 printk(KERN_DEBUG "ramips_eth: unloaded\n");
528 return 0;
529 }
530
531 static struct platform_driver ramips_eth_driver = {
532 .probe = ramips_eth_plat_probe,
533 .remove = ramips_eth_plat_remove,
534 .driver = {
535 .name = "ramips_eth",
536 .owner = THIS_MODULE,
537 },
538 };
539
540 static int __init
541 ramips_eth_init(void)
542 {
543 int ret = platform_driver_register(&ramips_eth_driver);
544 if (ret)
545 printk(KERN_ERR
546 "ramips_eth: Error registering platfom driver!\n");
547 return ret;
548 }
549
550 static void __exit
551 ramips_eth_cleanup(void)
552 {
553 platform_driver_unregister(&ramips_eth_driver);
554 }
555
556 module_init(ramips_eth_init);
557 module_exit(ramips_eth_cleanup);
558
559 MODULE_LICENSE("GPL");
560 MODULE_AUTHOR("John Crispin <blogic@openwrt.org>");
561 MODULE_DESCRIPTION("ethernet driver for ramips boards");
OpenWrt Source Repository